Formal verification of characteristic properties

  • Michel Allemand
Short Papers
Part of the Lecture Notes in Computer Science book series (LNCS, volume 901)


In this paper we introduce a verification methodology well adapted to circuits where the specifications are described in terms of characteristic properties instead of algorithmic procedures. This method avoids most of the interpretation mistakes which could invalidate the proof process. In order to describe implementations, we present a formalism, based on sequences, which is close to HDLs. Then these description and proof methodologies are implemented in the Larch Prover which is adequate for this kind of verifications. This work is illustrated by the verification of the correctness of the nontrivial Minmax circuit.


  1. 1.
    A. Bronstein and C. Talcott. Formal verification of synchronous circuits based on String-Functional Semantics: The seven Paillet circuits in Boyer-Moore. In Workshop on automatic verification methods for finite state systems, Grenoble, June 1989.Google Scholar
  2. 2.
    L. Claesen, editor. Internal Workshop on applied Formal Methods for VLSI Design, Leuven, Belgium, 1990. North-Holland.Google Scholar
  3. 3.
    O. Coudert, C. Berthet, and C. Madre. Verification of sequential machines using boolean functional vectors. In L. Claesen, editor, Formal VLSI Correctness Verification. North Holland, 1990.Google Scholar
  4. 4.
    S. J. Garland and J. V. Guttag. A guide to LP, the Larch Prover. Report 82, DEC Systems Research Center, Palo Alto, CA, December 1991.Google Scholar
  5. 5.
    J.-L. Paillet. A functional model for descriptions and specifications of digital devices. In D. Borrione, editor, IFIP WG 10.2 Workshop From HDL descriptions de guaranted correct circuit designs. North-Holland, 1987.Google Scholar
  6. 6.
    L. Pierre. The formal proof of the “Min-max” sequential benchmark described in CASCADE using the Boyer-Moore theorem prover. In L. Claesen, editor, Formal VLSI Correctness Verification. North Holland, 1990.Google Scholar
  7. 7.
    J. B. Saxe, S. J. Garland, J. V. Guttag, and J. J. Horning. Using transformations and verification in circuit design. In J. Staunstrup and R. Sharp, editors, International Workshop on Designing Correct Circuits. North-Holland, IFIP Transactions A-5, 1992. Also published as DEC Systems Research Center Report 78.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1995

Authors and Affiliations

  • Michel Allemand
    • 1
  1. 1.Laboratoire d'Informatique de MarseilleURA CNRS 1787 CMI de l'Université de Provence-UFR MIMMarseille Cedex 13France

Personalised recommendations