Skip to main content

RIFLE: A general purpose pin-level fault injector

  • Session 5: Fault injection
  • Conference paper
  • First Online:
Dependable Computing — EDCC-1 (EDCC 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 852))

Included in the following conference series:

Abstract

This paper discusses the problems of pin-level fault injection for dependability validation and presents the architecture of a pin-level fault injector called RIFLE. This system can be adapted to a wide range of target systems and the faults are mainly injected in the processor pins. The injection of the faults is deterministic and can be reproduced if needed. Faults of different nature can be injected and the fault injector is able to detect whether the injected fault has produced an error or not without the requirement of feedback circuits. RIFLE can also detect specific circumstances in which the injected faults do not affect the target system. Sets of faults with specific impact on the target system can be generated. The paper also presents fault injection results showing the coverage and latency achieved with a set of simple behavior based error detection mechanisms. It is shown that up to 72,5% of the errors can be detected with fairly simple mechanisms. Furthermore, for over 90% of the faults the target system has behaved according to the fail-silent model, which suggests that a traditional computer equipped with simple error detection mechanisms is relatively close to a fail-silent computer.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Arlat et. al., “Fault injection for dependability validation: a methodology and some applications”, IEEE Trans. on Software Eng., Vol 16, No 2, Feb. 1990, pp. 166–182.

    Article  Google Scholar 

  2. W. Carter and J. Abraham, “Design and evaluation tools for fault-tolerant systems”, Proc. AIAA Computers in Aerospace Conference, 1987, pp. 70–77.

    Google Scholar 

  3. U. Gunneflo, J. Karlsson, and J. Torin, “Evaluation of error detection schemes using fault injection by heavy-ion radiation”, Fault Tol. Comp. Symp., FTCS-19, June 1989, p. 340–347.

    Google Scholar 

  4. R. Iyer and D. Rossetti, “A measurement-based model for workload dependance of CPU errors”, IEEE Transactions on Computers, vol. C-35, pp. 511–519, June 1986.

    Google Scholar 

  5. E. Czeck and D. Siewiorek, “Effects of transient gate-level faults on program behavior”, Fault Tolerant Comp. Symp., FTCS-20, Newcastle Upon Tyne, June 1990, p. 236–243.

    Google Scholar 

  6. M. Schmid, et. al., “Upset Exposure by Means of Abstraction Verification”, Proc. 12th Symp. on Fault-Tolerant Comp., FTCS-12, St. Monica, June 22–24, 1982, p. 237–244.

    Google Scholar 

  7. Y. Crouzet and B. Decouty, “Measurements of fault detection mechanisms efficiency: results”, Proc. of FTCS-12, Santa Monica, Ca., June 1982, pp. 373–376.

    Google Scholar 

  8. J. Lala, “Fault detection isolation and reconfiguration in FTMP: methods and experimental results”, 5th AIAA/IEEE Digital Avionics Systems Conf., 1983, pp.21.3.1–21.3.9.

    Google Scholar 

  9. M. A. Schuette and J. P. Shen, “Processor Control Flow Monitoring Using Signatured Instruction Streams”, IEEE Trans. on Computers, vol. 36, No. 3, March 1987, p. 264–275.

    Google Scholar 

  10. A. Damm, “Experimental evaluation of error-detection and self-checking coverage of componentes of a distributed real-time system”, Ph.D. thesis, Univ. of Vienne, Oct. 1988.

    Google Scholar 

  11. H. Madeira, G. Quadros, and J. Silva, “Experimental eval. of a set of simple error detection mechanisms”, The EUROMICRO Journal, vol 30, Aug. 1990, North-Holland, pp 513–520.

    Google Scholar 

  12. J. Cusick, et. al., “SEU vulnerability of the Zilog Z-80 and NSC-800 microprocessors”, IEEE Tran. on Nuclear Science, Vol. NS-32, NO. 6, Dec. 1986, p. 4206–4211.

    Google Scholar 

  13. M. Cortes and E. McCluskey, “Properties of transient errors due to power supply disturbances”, Proc. Int.Symp. on Circuits and Systems, IEEE, pp. 1064–1049, May 1986.

    Google Scholar 

  14. D. Lomelino and R. Iyer, “Error propagation in a digital avionic processor: a simulationbased study”, Proc. Real Time Systems Symposium, Dec. 1986, p. 218–225.

    Google Scholar 

  15. D. P. Siewiorek and Robert S. Swarz, The Theory and Practice of Reliable Design, Digital Press, Educational Services, Digital Equip. Corporation, 1984, Bedford, Massachusetts.

    Google Scholar 

  16. P. Duba and R. Iyer, “Transient fault behavior in a microprocessor: a case study”, Proceedings of ICCD, October 1988, p. 272–276.

    Google Scholar 

  17. G. Choi, R. Iyer, et. al. “A fault behavior model for an avionic microprocessor: a case study”, Dependable Computing for Critical Applications, Springer-Verlag, Avizienis & Laprie (eds), 1990, pp. 177–195.

    Google Scholar 

  18. J. Karlsson, U. Gunneflo, P Lidén e J. Torin, “Two Fault Injection Techniques for Test of Fault Handling Mechanisms”, Proc. of International Test Conference, 1991, p. 140–149.

    Google Scholar 

  19. H. Madeira and J. Silva, “On-line Signature Learning and Checking”, Dependable Comp. for Critical Applications, Spriger-Verlag, Meyer & Schlichting (eds.), 1992, pp. 394–420.

    Google Scholar 

  20. D. Powell et. al, “The Delta-4 approach to dependability in open distributed computing systems”, Inter. Symp. on Fault-Tolerant Computing, FTCS-18, Tokyo-Japan, June 1988.

    Google Scholar 

  21. H. Madeira and J. G. Silva, “Experimental Evaluation of the Fail-silent Behavior in Computers without Error Masking”, to appear at FTCS-24, June, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Klaus Echtle Dieter Hammer David Powell

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Madeira, H., Rela, M., Moreira, F., Silva, J.G. (1994). RIFLE: A general purpose pin-level fault injector. In: Echtle, K., Hammer, D., Powell, D. (eds) Dependable Computing — EDCC-1. EDCC 1994. Lecture Notes in Computer Science, vol 852. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58426-9_132

Download citation

  • DOI: https://doi.org/10.1007/3-540-58426-9_132

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58426-1

  • Online ISBN: 978-3-540-48785-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics