Advertisement

Data-procedural languages for FPL-based machines

  • A. Ast
  • J. Becker
  • R. W. Hartenstein
  • R. Kress
  • H. Reinig
  • K. Schmidt
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 849)

Abstract

This paper introduces a new high level programming language for a novel class of computational devices namely data-procedural machines. These machines are by up to several orders of magnitude more efficient than the von Neumann paradigm of computers and are as flexible and as universal as computers. Their efficiency and flexibility is achieved by using field-programmable logic as the essential technology platform. The paper briefly summarizes and illustrates the essential new features of this language by means of two example programs.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    A. Ast, R.W. Hartenstein, H. Reinig, K. Schmidt, M. Weber: A General Purpose Xputer Architecture Derived from DSP & Image Proceesing; in: (ed.: M.A. Bayoumi) VLSI Design Methodologies for DSP Architectures; Kluwer, 1994.Google Scholar
  2. 2.
    M. Christ: Texas Instruments TMS 320C25; Signalprozessoren 3; Oldenbourg, 1988.Google Scholar
  3. 3.
    R. Freeman: User-Programmable Gate Arrays; IEEE Spectrum, December 1988Google Scholar
  4. 4.
    R.W. Hartenstein, A.G. Hirschbiel, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; Int'l Conf. on Information Technology, Tokyo, Japan, Oct. 1990.Google Scholar
  5. 5.
    R.W. Hartenstein, A.G. Hirschbiel, M. Weber, The Machine Paradigm of Xputers and its Application to Digital Signal Processing Acceleration; Proc. of 1990 International Conference on Parallel Processing, St. Charles, Oct. 1990.Google Scholar
  6. 6.
    R.W. Hartenstein, A.G. Hirschbiel, M. Riedmüller, K. Schmidt, M. Weber: A Novel ASIC Design Approach Based on a New Machine Paradigm; IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, July 1991.Google Scholar
  7. 7.
    R.W. Hartenstein, G. Koch: The Universal Bus Considered Harmful; in [8].Google Scholar
  8. 8.
    R.W. Hartenstein, R. Zaks: Microarchitecture of Computer Systems, North Holland, 1975.Google Scholar
  9. 9.
    A.G. Hirschbiel: A Novel Processor Architecture Based on Auto Data Sequencing and Low Level Parallelism; Ph.D. Thesis, Kaiserslautem University, 1991.Google Scholar
  10. 10.
    J. Hoffmann: Redundanz raus; Computer Time, Heft 6, 1991.Google Scholar
  11. 11.
    G. J. Lipovski: A Stack Organization for Microcomputers; in [8].Google Scholar
  12. 12.
    L. Matterne et al.: A Flexible High-performance 2-D Discrete Cosine Transform IC; Proc. Int'l Symp on Circuits and Systems, Vol. 2, IEEE New York, 1989.Google Scholar
  13. 13.
    N.N.: DSP 56000/56001 Digital Signal Processor User's Manual; Motorola, '89.Google Scholar
  14. 14.
    G.K. Wallace: The JPEG Still Picture Compression Standard; CACM 34, 4, April 1991.Google Scholar
  15. 15.
    M. Weber: An Application Development Method for Xputers; Ph.D. Thesis, Kaiserslautern University, 1990.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1994

Authors and Affiliations

  • A. Ast
    • 1
  • J. Becker
    • 1
  • R. W. Hartenstein
    • 1
  • R. Kress
    • 1
  • H. Reinig
    • 1
  • K. Schmidt
    • 1
  1. 1.Fachbereich InformatikUniversität KaiserslauternKaiserslauternGermany

Personalised recommendations