Formal CAD techniques for safety-critical FPGA design and deployment in embedded subsystems

  • R. B. Hughes
  • G. Musgrave
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 849)


In this short paper we describe the formal specification of interface chips which are used in embedded subsystems. The typical applications come from the areas of mission critical systems which are most commonly found in the avionics and space industries. Our application, by which we illustrate our formal techniques for the design of an embedded FPGA controller is that of an ABS (anti-lock braking system) as used by the automotive industry. We describe our innovative technological approach for ASIC design and show that it may equally well be applied to the area of FPGA design which are more cost-effective for small production runs or where the system specification may need to be changed at short notice.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R. B. Hughes, M. D. Francis, S. P. Finn, and G. Musgrave. Formal tools for tri-state design in busses. In L.J.M. Claesen and M.J.C. Gordon, editors, IFIP Transactions: Higher Order Logic Theorem Proving and Its Applications (A-20), pages 459–474, Amsterdam, The Netherlands, 1993. Elsevier Science Publishers B.V. (North-Holland). ISSN 0926-5473.Google Scholar
  2. 2.
    G. Musgrave, S. Finn, M. Francis, R. Harris, and R. Hughes. Formal Methods in the Electronic Design Environment. In Proceedings of the NORCHIP Conference, Finland, October 1992.Google Scholar
  3. 3.
    R.B. Hughes and G. Musgrave. Design-Flow Graph Partitioning for Formal Hardware/Software Codesign. In J.W. Rozenblit and K. Buchenrieder, editors, Codesign: Computer-Aided Software/Hardware Engineering, chapter 10. (to be published by IEEE Computer Society Press), September 1994.Google Scholar
  4. 4.
    Fura, Windley, and Cohen. Towards the formal specification of the requirement and design of a processor interface unit. NASA Contractor 4521, Boeing Space and Defense Systems, 1993.Google Scholar
  5. 5.
    M. Gordon. Why Higher-Order Logic is a good conclusion for specifying and verifying hardware. In G. Milne and P.A. Subrahmanyam, editors, Formal Aspects of VLSI Design. North-Holland, 1986.Google Scholar
  6. 6.
    Gordon and Melham. Introduction to HOL: A Theorem Proving Environment for Higher Order Logic. Cambridge University Press, 1993.Google Scholar
  7. 7.
    K.D. Müller-Glaser and J. Bortolazzi. An approach to computer aided specification. JSSC, 25(2):45–47, April 1990.Google Scholar
  8. 8.
    G. Musgrave, S. Finn, M. Francis, R. Harris, and R.B. Hughes. Formal Methods and Their Future. In F. Pichler and R. Moreno Díaz, editors, Computer Aided Systems Theory — EUROCAST'93, pages 180–189. Springer-Verlag, Heidelberg, January 1994.Google Scholar
  9. 9.
    E. D. Lagnese and D. E. Thomas. Architectural partitioning for system level synthesis of integrated circuits. Transactions on Computer-Aided Design, 10(7):847–860, July 1991.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1994

Authors and Affiliations

  • R. B. Hughes
    • 1
  • G. Musgrave
    • 2
  1. 1.Abstract Hardware LimitedUxbridgeUK
  2. 2.Department of Electrical Engineering and ElectronicsBrunel UniversityUxbridgeUK

Personalised recommendations