DSP development with full-speed prototyping based on HW/SW codesign techniques
The automatic HW/SW tool provides an efficient tool for DSP system optimization. In addition to prototyping, the filtered data can also be closer analysed on Matlab with the real data collected from the system environment. The time to change the system takes only a few minutes to complete while the changing of hardware prototype on FPGAs takes usually even with synthesis tools some days in complex changes. The proposed approach allows a fast search of the best filtering solution with minimal effort for implementation. As no DSP functions are needed to implement it allows typically much faster operating speed than which is possible with normal FPGA prototypes or ASIC emulators and provides a very cost efficient environment for the system level development. Also, unlike in a full prototyping with FPGAs, the maximum operating speed and the system capacity is quite easy to approximate.
Unable to display preview. Download preview PDF.
- 1.S. He and M. Torkelson, “FPGA Application in an SBus based Rapid Prototyping System for ASDP”, ICCD 91, pp. 1–4, 1991.Google Scholar
- 2.A. Hemani, “High-Level Synthesis of Synchronous Digital Systems using Self-Organization Algorithms for Scheduling and Binding”, doctoral thesis. Royal Institute of Technology, Sweden, 1992.Google Scholar
- 3.J. Isoaho, J. Pasanen, O. Vainio and H. Tenhunen, ”DSP System Integration and Prototyping with FPGAs”, Journal of VLSI Signal Processing, Vol. 6, pp. 155–172, 1993.Google Scholar
- 4.J. Isoaho, J. Öberg, A. Hemani and H. Tenhunen, “High Level Synthesis in DSP ASIC Optimisation”, In Proc. 7th IEEE ASIC Conference and Exhibit, Rochester, New York, Sept. 1994.Google Scholar
- 5.A. Jantsch, P. Ellervee, J. Öberg, A. Hemani, and H. Tenhunen, “A Software Oriented Approach to Hardware/ Software Codesign”, in Proc. of CC'94, Edinburgh, April 1994.Google Scholar
- 6.J. Nousiainen, J. Isoaho and O. Vainio, “Fast Implementation of Stack Filters with VHDL-based Synthesis and FPGAs”, In Proc. IEEE Winter WS on Nonlinear DSP, pp 5.2-4.1–5.2-4.6, Tampere, Finland, Jan. 1993.Google Scholar
- 7.T. Saramäki, T. Ritoniemi, T. Karema, J. Isoaho and H. Tenhunen. “VLSI-Realizable Multiplier-Free Interpolators for Sigma-Delta D/A Converters” In Proc. of ISCAS89, pp 60–63. Nanjing, China, July 1989.Google Scholar
- 8.J. Varghese, M. Butts, and J. Batcheller, “An Efficient Logic Emulation System”, IEEE Trans. VLSI Systems, vol. 1, no. 2, pp. 171–174, June 1993.Google Scholar