The instruction systolic array — Implementation of a low-cost parallel architecture as add-on board for personal computers
In this paper the architecture of a 1024 processor instruction systolic array is described. Besides the presentation of the concept and the architectural details of this novel type of massively parallel system the paper focusses on the problems that had to be solved during the development phase.
- [DiS88]Dittrich, A., Schmeck, H.: Given's Rotation on the Instruction Systolic Array. In: Wolf, G., Legendi, T., Schendel, U. (eds.): PARCELLA '88, Mathematical Research, Bd. 48, Akademie Verlag, Berlin, 340–346 (1988)Google Scholar
- [La86]Lang, H.-W., The Instruction Systolic Array, a parallel architecture for VLSI, Integration, the VLSI Journal 4, 65–74, (1986)Google Scholar
- [La87]Lang, H.-W., ISA and SISA, Two Variants of a General Purpose Systolic Array Architecture, 2nd Int. Conf on Supercomputing, 460–465, (1988)Google Scholar
- [Schi87]Schimmler, M.: Fast Sorting on the Instruction Systolic Array, Technical Report No. 8709, Christian-Albrechts-University, Kiel, (1987)Google Scholar
- [Schm86]Schmeck, H., A Comparison-Based Instruction Systolic Array, In: Robert, Y. et al. (eds): Parallel Algorithms and Architectures, North Holland (1986)Google Scholar
- [Stra90]Strazdins, P.E.: Control Structures for Mesh-Connected Networks, PhD Thesis, The Australian National University, Canberra, Australia, 1990.Google Scholar