Advertisement

MONTAGE: An FPGA for synchronous and asynchronous circuits

  • Scott Hauck
  • Gaetano Borriello
  • Steven Burns
  • Carl Ebeling
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 705)

Abstract

Field-programmable gate arrays are frequently used to implement system interfaces and glue logic. However, there has been little attention given to the special problems of these types of circuits in FPGA architectures. In this paper we describe Montage, a Triptych-based FPGA designed for implementing asynchronous logic and interfacing separately-clocked synchronous circuits. Asynchronous circuits have different requirements than synchronous circuits, which make standard FPGAs unusable for asynchronous applications. At the same time, many asynchronous design methodologies allow components with greatly different performance to be substituted for one another, making a design environment which migrates between FPGA, MPGA, and semi-custom implementations very attractive. Similar problems also exist for interfacing separately-clocked synchronous circuits. We discuss these problems, and demonstrate how the Montage FPGA satisfies the demands of these classes of circuits.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    G. Borriello. New Interface Specification Methodology and its Application to Transducer Synthesis. P.h.D. thesis, University of California, Berkeley, May 1988. UCB/CSD 88/430.Google Scholar
  2. 2.
    E. Brunvand. Implementing self-timed systems with FPGAs. In International Workshop on Field-Programmable Logic and Applications, Oxford, 1991.Google Scholar
  3. 3.
    S. Hauck, G. Borriello, and C. Ebeling. Triptych: An FPGA architecture with integrated logic and routing. In Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems, March 1992.Google Scholar
  4. 4.
    D. Marple and L. Cooke. An MPGA compatible FPGA architecture. In First International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, Berkeley, 1992.Google Scholar
  5. 5.
    A. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. Hoare, editor, UT Year of Programming Institute on Concurrent Programming. Addison-Wesley, Reading, MA, 1990.Google Scholar
  6. 6.
    I. Sutherland. Micropipelines. Communications of the ACM, 32(6), June 1989.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1993

Authors and Affiliations

  • Scott Hauck
    • 1
  • Gaetano Borriello
    • 1
  • Steven Burns
    • 1
  • Carl Ebeling
    • 1
  1. 1.Department of Computer Science and EngineeringUniversity of WashingtonSeattle

Personalised recommendations