Advertisement

A large context multithreaded architecture

  • R. Govindarajan
  • S. S. Nemawarkar
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 634)

Abstract

Multithreaded architectures synthesize von Neumann computation model with data-driven evaluation to take advantage of both computation models. In this paper we propose the design and performance evaluation of a Large Context Multithreaded (LCM) architecture. The salient features of the proposed architecture are: (i) a layered approach to synchronization and scheduling of the three levels of program hierarchy, (ii) support for a large resident context to improve locality, and (iii) a novel high-speed buffer organization to ensures 100% data availability. Initial simulation results indicate that the proposed architecture is capable of sustaining very high processor utilization.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th International Symposium on Computer Architecture, pages 104–114, 1990.Google Scholar
  2. [2]
    Robert Alverson et al. The Tera computer system. In Proceedings of the 1990 International Conference on Supercomputing, June 11–15, 1990, Amsterdam, Netherlands, pages 1–6, 1990.Google Scholar
  3. [3]
    David E. Culler, Anurag Sah, Klaus Eric Schauser, Thorsten von Eiken, and John Wawrzynek. Fine-grain parallelism with minimal hardware support: A compiler-controlled threaded abstract machine. In ASPLOS IV: Architectural Support for Programming Languages and Operating Systems, pages 164–175, 1991.Google Scholar
  4. [4]
    J.B. Dennis and G.R. Gao. Evolution of multithreaded architectures. In Multithreaded Architectures. Kluwer Academic Publishers, 1992. to appear.Google Scholar
  5. [5]
    R. A. Iannucci. Parallel Machines: Parallel Machine Languages. Kluwer Academic Publishers, Boston, MA, 1990.Google Scholar
  6. [6]
    G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In Proceedings of the Seventeenth Annual International Symposium of Computer Architecture, Seattle, WA, pages 82–91, 1990.Google Scholar
  7. [7]
    Burton J. Smith. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real-Time Signal Processing IV, volume 298, pages 241–248, 1981.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1992

Authors and Affiliations

  • R. Govindarajan
    • 1
  • S. S. Nemawarkar
    • 1
  1. 1.Dept. of Electrical EngineeringMcGill UniversityMontrealCanada

Personalised recommendations