Abstract
Complex scientific problems involving large volumes of data need a huge computing power. Memory bandwidth remains a key issue in high performance systems. This paper presents an original method of memory organization based on serial multiport memory components which allows simultaneous access to all ports without causing either conflict between them or suspension. The resulting process for information exchange gives a cost effective realization of a data memory for vector processors. The memory bandwidth can be considerably increased in a modular manner, without practical implementation constraints.
VEC-SM2: This project is supported by the CNRS, the Regional Council of Midi Pyrenées and the French Industry and Research Ministry.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
Kenneth E. Batcher, “Design of a Massively Parallel Processor”, pp.104–08, Tutorial Supercomputers design and applications Kai Hwang Computer Society Press, 1984.
Burton J. Smith, “Architecture and applications of the Hep Multiprocessor Computer System”, pp. 231–238, Tutorial Supercomputers Design and Applications Kai Hwang Computer Society Press, 1984.
Tse-Yun Feng, “A Survey of Interconnection Networks”, pp. 109–124, Tutorial Supercomputer Design and Applications Kai Hwang Computer Society Press, 1984.
Kai Hwang and Fayé A. Briggs, “Computer Architecture and Parallel Processing”, pp. 145–320, Mc Graw Hill Book Company, New York, 1984.
Supercomputers, Class VI Systems, Hardware and Software, pp. 1–168, Elsevier Science Publishers B.V, North Holland, 1986.
Clifford N. Arold, “ Vector Optimisation on the Cyber 205 ”, pp. 179–185, Tutorial Supercomputer Design and Applications Kai Hwang Computer Society Press, 1984.
Howard Jay Siegel, “Interconnection Networks for Large Scale Parallel Processing Theories and case Studies ”, pp. 35–173, D.C. Heath and Company, Massachusetts, 1985.
RW Hockney and CR Jesshop, “ Parallel Computers: Architecture, Programming and Algorithms ”, 2nd ed., pp. 82–205, Bristol: Adam Hilger, Great Britain, 1988.
Duncan H. Lawrie and Chandra R. Vora, “ The Prime Memory System For Array Access” pp. 435–442, IEEE Transactions on Computers, vol C-31, N∘ 5, may 1982.
Duncan H. Lawrie, “ Access and Alignment of data in an Array Processor ”, IEEE Transactions Computer, Vol C-24 N∘ 12, pp. 1145–1154, December 1975.
De-lei Lee, “Scrambled Storage for Parallel Memory Systems”, Computer Architecture News, Vol. 16, N∘2, pp. 232–239, May 1988.
D. Litaize, A. Mzoughi, C. Rochange, P. Sainrat, “Towards a Shared-Memory Massively Parallel Multiprocessor”, The 19th ISCA,Vol. 20, N∘ 2, pp. 70–79, May 1992.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1992 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mzoughi, A., Lalam, M., Litaize, D. (1992). Very high speed vectorial processors using serial multiport memory as data memory. In: Bougé, L., Cosnard, M., Robert, Y., Trystram, D. (eds) Parallel Processing: CONPAR 92—VAPP V. VAPP CONPAR 1992 1992. Lecture Notes in Computer Science, vol 634. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55895-0_438
Download citation
DOI: https://doi.org/10.1007/3-540-55895-0_438
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-55895-8
Online ISBN: 978-3-540-47306-0
eBook Packages: Springer Book Archive