Partitioning and mapping communication graphs on a modular reconfigurable parallel architecture
A reconfigurable parallel architecture whose interconnection topology can be dynamically modified in order to match the communication characteristics of a given algorithm provides flexibility for efficient execution of various applications. But, due to communication links switching devices design constraints, connecting a large number of processors on a dynamically programmable interconnection structure, leads to the design of a modular interconnection structure. The validation of such a modular reconfigurable interconnection network is based on the demonstration of its ability to support any application coded as communicating sequential processes. This demonstration leads to the mapping problem of any parlitionable communicating processes graph on the defined architecture, taking into account communication constraints of the modular and reconfigurable interconnection network.
This paper presents results obtained in the context of a research project named MODULOR which objectives were the design and the realization of a massively parallel rcconfigurable computer, as well as of the software tools needed for developing applications that efficiently use reconfiguration potentialities of the architecture.
Unable to display preview. Download preview PDF.
- 1.F. Boniol, Ch. Fraboul, J.Y. Rousselot, P. Siron, MODULOR: chaîne de développement d'applications parallèles reconfigurables. Journées AFCET, Chamonix, mai 1989Google Scholar
- 2.V. David, Ch. Fraboul, J.Y. Rousselot, P. Siron, Etude et réalisation d'une architecture modulaire et reconfigurable, Rapport DRET n∘1/3364, Mars 1991Google Scholar
- 3.V. David, Ch. Fraboul, J.Y. Rousselot, P. Siron, Definition d'une architecture modulaire et reconfigurable, 3ème symposium PRC ANM Palaiseau Juin 1991Google Scholar
- 4.Ch. Fraboul, J.Y. Rousselot, P. Siron, Software tools for developping a reconfigurable parallel application, PCA Workshop Ispra, décembre 1990Google Scholar
- 5.G. Harp, Phase 2 of the Reconfigurable Transputer Project ESPRIT Meeting proceedings HMSO London 1987.Google Scholar
- 6.C.A.R.Hoare, C.S.P.: Communicating Sequential Processes, Prenctice Hall 1985Google Scholar
- 7.K. Hwang and Z. Xu, Remps: a reconfigurable multiprocessor for scientific supercompuling, Proceedings Parallel Processing 1985.Google Scholar
- 8.E.K. Lloyd, D.A. Nicole, Switching Networks for Transputer Links, Proc. of the 8th OCCAM Users Group, Technical Meeting, mars 1988Google Scholar