Advertisement

Architecture of parallel management kernel for PIE64

  • Yasuo Hidaka
  • Hanpei Koike
  • Hidehiko Tanaka
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 605)

Abstract

This paper describes the architecture of the parallel management kernel for the parallel inference engine PIE64, focusing on how to treat load distribution and scheduling in highly parallel symbolic processing. The kernel manages automatic load distribution and scheduling. The remaining task for a programmer is to employ parallel algorithms with sufficient concurrency. A programmer need not be concerned with load distribution, load partitioning, load assignment, parallelism explosion, exhaustion of resources, or execution efficiency. The paper also describes an evaluation of the load distribution method.

Keywords

Load Distribution Static Strategy Parallel Management Garbage Collection Address Space 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Arvind and Iannucci, R.A.: Two Fundamental Issues in Multiprocessing, Computation Structures Group Memo 226-6, Laboratory for Computer Science, MIT, (1987).Google Scholar
  2. [2]
    Casavant, T.L. and Kuhl, J.G.: A Taxonomy of Scheduling in General-Purpose Distributed Computing Systems, IEEE Trans. Software Eng., Vol.14, No.2, pp.141–154 (1988).CrossRefGoogle Scholar
  3. [3]
    Shapiro, E.: Systolic Programming: A Paradigm of Parallel Processing, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.458–470 (1984).Google Scholar
  4. [4]
    Takeda, Y., Nakashima, H., Masuda, K., Chikayama, T. and Taki, K.: A Load Balancing Mechanism for Large Scale Multiprocessor Systems and Its Implementation, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.978–986 (1988).Google Scholar
  5. [5]
    Ueda, K.: Guarded Horn Clauses, ICOT Technical Report TR-003, Institute for New Generation Computer Technology, Tokyo (1985).Google Scholar
  6. [6]
    Nilsson, M. and Tanaka, H.: Massively Parallel Implementation of Flat GHC on the Connection Machine, Proc. of the Int. Conf. on Fifth Generation Computer Systems, pp.1031–1040 (1988).Google Scholar
  7. [7]
    The Fourth Research Laboratory at ICOT: KL1 Programming introductory course / beginner's course / middle course (in Japanese), Institute for New Generation Computer Technology, Tokyo, p.177 (1989).Google Scholar
  8. [8]
    Hidaka, Y., Koike, H., Tatemura, J. and Tanaka, H.: A Static Load Partitioning Method Based on Execution Profile for Committed Choice Languages, Proc. of the 1991 Int. Symp. on Logic Programming, pp.470–484 (1991).Google Scholar
  9. [9]
    Koike, H. and Tanaka, H.: Generation Scavenging GC on Distributed-Memory Parallel Computers, Proc. of High Performance and Parallel Lisp Workshop, London, (1990).Google Scholar
  10. [10]
    Koike, H. and Tanaka, H.: Parallel Inference Engine PIE64 (in Japanese), bit extra number — Parallel Computer Architecture, Vol.21, No.4, pp.488–497 (1989).Google Scholar
  11. [11]
    Takahashi, E., Koike, H. and Tanaka, H.: A Study of a High Bandwidth and Low Latency Interconnection Network in PIE64, Proc. of IEEE Pacific Rim Conf. on Communications, Computers and Signal Processing, pp.5–8 (1991).Google Scholar
  12. [12]
    Hidaka, Y., Koike, H. and Tanaka, H.: The Architecture of the Inference Unit of Parallel Inference Engine PIE64 (in Japanese), IEICE Technical Report CPSY90-44, The Institute of Electronics, Information and Communication Engineers, Japan, pp.37–42 (1990).Google Scholar
  13. [13]
    Shimada, K., Koike, H. and Tanaka, H.: The Inference Processor UNIRED II: Evaluation by Simulation (in Japanese), Proc. of Joint Symp. on Parallel Processing '91, Info. Processing Society of Japan, pp.85–92 (1991).Google Scholar
  14. [14]
    Shimizu, T., Koike, H. and Tanaka, H.: Details of the Network Interface Processor for PIE64 (in Japanese), SIG Reports on Computer Architecture, Info. Processing Society of Japan, 87–5 (1991).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1992

Authors and Affiliations

  • Yasuo Hidaka
    • 1
  • Hanpei Koike
    • 1
  • Hidehiko Tanaka
    • 1
  1. 1.Department of Electrical EngineeringThe University of TokyoTokyoJapan

Personalised recommendations