Temporal logic applied to reliability modelling of fault-tolerant systems

  • Klaus D. Heidtmann
Session 6A
Part of the Lecture Notes in Computer Science book series (LNCS, volume 571)


Clearly, as more sophisticated fault-tolerant systems are developed, powerful formal techniques for modelling their reliability will be necessary. It is the intention of this paper to demonstrate the usefulness of temporal logic, an extension of the traditional Boolean logic, for formal specification and probabilistic analysis of fault-tolerant computer systems. This recognized and versatile formalism can be applied to describe dynamic behaviour in a simple and elegant fashion, which also supports reliability modelling and probabilistic reliability analysis. As will be shown, temporal logic provides a natural means for describing various forms of redundant resources and fault-tolerance mechanisms, which are frequently found in fault-tolerant computer systems. In this paper a formal technique which describes qualitative aspects of systems serves as a basis for a method that finally quantifies system behaviour.

Key Words

Temporal Logic Formal Specification Reliability Modelling Analysis Fault Tolerance Dynamic Redundancy Deterministic Structure Probabilistic Evaluation 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Abraham J.A., An improved algorithm for network reliability, IEEE Trans. Reliability, vol. R-28, 1979 Apr, pp. 58–61Google Scholar
  2. [2]
    Arnold T.F., The concept of coverage and its effect on the reliability model of a repairable system, IEEE Trans. Computers, vol. C-22, no. 3, 1973, pp. 251–254.Google Scholar
  3. [3]
    Balakrishnan M., Raghavendra C.S., On reliability modeling of closed fault-tolerant computer systems, IEEE Trans. Computers, vol. C-39, no. 4, 1990, pp. 571–575.Google Scholar
  4. [4]
    Barlow R.E., Proschan F., Statistical Theory of Reliability and Life Testing, Holt, Rinehart and Winston, New York, 1975Google Scholar
  5. [5]
    Barlow R.E., Heidtmann K.D., Computing k-out-of-n structure reliability, IEEE Trans. Reliability, vol. R-33, 1984, pp. 322–323.Google Scholar
  6. [6]
    Barlow R.E., Wu A.S., Coherent systems with multistate components, Math. Operations Research, vol. 3, 1978, pp. 275–281.Google Scholar
  7. [7]
    Birnbaum Z.W., Esary J.D., Saunders S.C., Multi-component systems and structures and their reliability, Technometrics, vol. 3, no. 1, 1961, pp. 55–77Google Scholar
  8. [8]
    Ben-Ari M., Manna Z., Pnueli A., The temporal logic of branching time, Acta Inf., vol. 20, 1983, pp. 207–226Google Scholar
  9. [9]
    Bochmann G.V., Hardware specification with temporal logic: An example, IEEE Trans. Computers, vol. C-31, no. 3, 1982, pp. 223–231Google Scholar
  10. [10]
    Bouricius W.G. et al., Reliability modeling for fault-tolerant computers, IEEE Trans. Computers, vol. C-20, 1971, pp. 1306–1311Google Scholar
  11. [11]
    Geist R.M., Trivedi K.S., Ultra-reliability prediction for fault-tolerant computers, IEEE Trans. Computers, vol. C-32, no. 12, 1983.Google Scholar
  12. [12]
    Griffith W.S., Multistate reliability analysis, J. Appl. Prob., vol. 17, 1980, pp 735–744.Google Scholar
  13. [13]
    Heidtmann K.D., Reliability analysis of sequential two-state systems, J. Inf. Processing & Cybernetics, vol. 21, 10/11, 1985, pp. 547–555Google Scholar
  14. [14]
    Heidtmann K.D., Smaller sums of disjoint products by subproduct inversion, IEEE Trans. Reliability, vol. R-38, 1989, pp 305–311.Google Scholar
  15. [15]
    Heidtmann K.D., A class of noncoherent systems and their reliability analysis, Dig. FTCS-11, 1981, pp. 96–98Google Scholar
  16. [16]
    Hughes G.E., Cresswell M.J., An Introduction to Modal Logic, Methuen, London, 1974Google Scholar
  17. [17]
    Lamport L., Sometime is sometimes not never — On the temporal logic of programs, J. ACM, 1980, pp. 174–185Google Scholar
  18. [18]
    Losq J., A highly efficient redundancy scheme: Self-purging redundancy, IEEE Trans. Computers, vol. C-25, no. 6, 1976, pp. 569–578Google Scholar
  19. [19]
    Moszkowski B., A temporal logic for multilevel reasoning about hardware, IEEE Computer, vol. 18, no. 2, 1985, pp. 10–19Google Scholar
  20. [20]
    Ng Y.W., Avizienis A.A., A unified model for fault-tolerant computers, IEEE Trans. Computers, vol. C-29, no. 11, 1980Google Scholar
  21. [21]
    Prior A.N., Time and Modality, Oxford University Press, Oxford, 1957Google Scholar
  22. [22]
    Rescher N., Urquhart A., Temporal Logic, Springer, New York, 1971Google Scholar
  23. [23]
    Schwartz R.L., Melliar-Smith P.M., From state machines to temporal logic: Specification methods for protocol standards, IEEE Trans. Communications, vol. COM-30, no. 12, 1982, pp. 33–43Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1991

Authors and Affiliations

  • Klaus D. Heidtmann
    • 1
  1. 1.Dept. Computer ScienceUniversity of HamburgHamburg 50Germany

Personalised recommendations