New systolic architectures for cyclic code encoding

  • Menouer Diab
Submitted Contributions
Part of the Lecture Notes in Computer Science book series (LNCS, volume 539)


In this paper, we develop three systolic architectures for the encoding of cyclic codes. Our discussion is limited to codes over the finite field GF(2m). Contrary to those published in the litterature, our encoders use the check polynomial H(x) of the code. For an (n,k) cyclic code, the first and second encoder consist respectively of (n-k) and k cells arranged into a serial-in serial-out one-dimensional systolic array. The second encoder performs encoding with interleaving. The third encoder consists of k.(n-k) cells arranged into a parallel-in parallel-out two-dimensional systolic array. It needs less average time per word encoding than the two other encoders. In all the cases, the architectures are simple, regular and possess the properties of concurrency and modularity.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    G.D. Forney, Concatenated codes (Cambridge, MA:MIT Press, 1966).Google Scholar
  2. [2]
    A. Hauptschein, Practical high performance concatenated spread spectrum channel for JTIDS, Proc. Nat. Telecommun. Conf., (1977) 35:4–1–4–8.Google Scholar
  3. [3]
    H.M. Shao, T.K. Truong, L.J. Deutsch and al., A VLSI design of a pipeline Reed-Solomon Decoder, IEEE Trans. on comp., vol.C-34, no.5, (1985) 393–403.Google Scholar
  4. [4]
    R.G. Gallagher, Information theory and reliable communication, (New York: Wiley, 1968).Google Scholar
  5. [5]
    K.Y. Liu, Architecture for VLSI design of Reed-Solomon Encoders, IEEE Trans. on comp., vol.C-31, no.2, (1982) 170–175.Google Scholar
  6. [6]
    A. Poli et L. Huguet, CODES CORRECTEURS Théorie et applications, (PARIS:MASSON 1989).Google Scholar
  7. [7]
    W.W. Peterson and E.J. Weldon, Error-Correcting Codes (Cambridge, MA:MIT Press, 1972).Google Scholar
  8. [8]
    H.T. Kung, Why systolic architectures?, IEEE Trans. on comp., vol.C-15, (1982) 37–48.Google Scholar
  9. [9]
    R.P. Brent and H.T. Kung, Systolic VLSI Arrays for Polynomial GCD Computation, IEEE Trans. on comp., vol.C-33, no.8, (1984) 731–736.Google Scholar
  10. [10]
    P.Quinton, INTRODUCTION AUX ARCHITECTURES SYSTOLIQUES, IRISA, Publication interne no.319 (1986) 1–11.Google Scholar
  11. [11]

Copyright information

© Springer-Verlag Berlin Heidelberg 1991

Authors and Affiliations

  • Menouer Diab
    • 1
  1. 1.Laboratoire AAECC/LSI, IRITUniversité Paul SabatierToulouse cedexFrance

Personalised recommendations