Advertisement

Embedding test pattern generation into design

  • W. Feiten
  • H. Hofestädt
CAST Method Banks And Applications
Part of the Lecture Notes in Computer Science book series (LNCS, volume 410)

Abstract

The paper provides a formal framework for a design representation based on hierarchical automata networks. Design verification as well as test issues are formulated within this framework, the main emphasis being on the problems associated with testing. It is demonstrated how the design hierarchy may be exploited for test pattern generation.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    F. Pichler, ”CAST — Computer Aided Systems Theory: A framework for interactive method banks” Cybernetics in Systems '88, R. Trappl ed., 731–736, Kluwer Academic Publishers, Dordrecht 1988Google Scholar
  2. [2]
    D. Gajski, R. Kuhn, ”New VLSI Tools”, Computer 16(12), pp. 11–14, December 1983Google Scholar
  3. [3]
    R.A. Walker, D.E. Thomas, ”A Model of Design Representation and Synthesis”, Proc. 1985 Design Automtion Conference, pp. 453–459, 1985Google Scholar
  4. [4]
    H. Hofestädt, M. Gener, ”Qualitative Testability Analysis and Hierarchical Test Pattern Generation — A New Approach to Design for Testability”, Proc. 1987 Int. Test Conference, pp. 538–546, 1987Google Scholar
  5. [5]
    K. Mehlhorn: ”Graph Algorithms and NP Completeness”, Springer Verlag Berlin Heidelberg, 1984Google Scholar
  6. [6]
    J. Hartmanis, R. E. Stearns: ”Algebraic Structure Theory of Sequential Machines”, Prentice-Hall, INC. Englewood Cliffs, N.J., 1966Google Scholar
  7. [7]
    K.-H. Hafner, ”VLSI — Architektur sequentieller Prozesse”, Vorlesungs-skriptum der Universität München, 1987Google Scholar
  8. [8]
    J.P. Shen, W.M., and F.J. Ferguson, ”Inductive Fault Analysis of MOS Integreted Circuits”, Design&Test of Computers 2(6), December 1985Google Scholar
  9. [9]
    S.M. Thatte, J.A. Abraham, ”Testing of Semiconductor Random Access Memories”, Proc. 7th Annual Int. Conf. on Fault-Tolerant Computing, Los Angeles, N.Y. IEEE, p 81–87, 1977Google Scholar
  10. [10]
    Th. Winter, ”Ein Ansatz zur Testvorbereitung für sequentielle Schaltungen”, Informatik Fachberichte 188, Hrsg.: R. Valk, Proc. der GI-18. Jahrestagung, pp.130–144, 1988Google Scholar
  11. [11]
    H. Hofestädt, M. Vogt, ”Wertebereichsanalyse zur Unterstützung einer hierarchischen Testmustergenerierung”, Informatik Fachberichte 188, Hrsg.: R. Valk, Proc. der GI-18. Jahrestagung, pp.119–129, 1988Google Scholar
  12. [12]
    W. Feiten, ”Hierarchical Test Preparation for Microprocessors”, Proc. 7th Symposium on Relibility in Electronics, Budapest, pp. 491–498, 1988Google Scholar
  13. [13]
    F. Pichler, H. Prähofer, ”CAST:FSM — Computer Aided Systems Theory: Finite State Machines” Cybernetics in Systems '88, R. Trappl ed., 737–742, Kluwer Academic Publishers, Dordrecht 1988Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1990

Authors and Affiliations

  • W. Feiten
    • 1
  • H. Hofestädt
    • 1
  1. 1.Siemens AGMünchen 83FRG

Personalised recommendations