Parcella '88 pp 239-247 | Cite as

VLSI arrays implementing parallel line-drawing algorithms

  • Valeriu Beiu
Submitted Papers
Part of the Lecture Notes in Computer Science book series (LNCS, volume 342)


After a short description of the problems encountered in graphic systems concerning the image memory, the first part of this paper describes several algorithms which are easily parallelizable. The second part shows possible VLSI arrays implementing the above mentioned algorithms and area and time estimations.

Index terms

Graphics line-drawing algorithms parallel algorithms VLSI arrays VLSI-based architecture area-time complexity 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    ATRUBIN, I., "An Iterative One-Dimensional Real Time Multiplier", IEEE Trans. on Comp., EC-14, 1965, 3, pp. 394–399.Google Scholar
  2. [2]
    BEIU, V. "Self-testable and Self-repairable Antialiasing Unit", Proc. of MICROELECTRONICS'86, Plovdiv, 23–25 Oct. 1986, pp. 183–195.Google Scholar
  3. [3]
    BEIU, V., "Parallel Processing in a Line-Drawing Image Memory Array", (in roumanian), presented at the Conference on Microprocessors, Microcomputers & Applications, Bucharest, 28–30 Novembre 1986.Google Scholar
  4. [4]
    BEIU, V., C. CONSTANTINESCU, "Fault-Tolerant Systolic Arrays for Antialiasing", Proc. of COMPEURO'87: "VLSI and Computers", Hamburg, 11–15 May 1987, pp. 720–723.Google Scholar
  5. [5]
    BEIU, V., M. IONESCU, E. PASOL, L. ZUZU, "Adaptive Multiplexing Algorithm and Its Possible VLSI Implementation", 34th ISMM Conf:MIMI, Lugano, 29 June–1 July, 1987.Google Scholar
  6. [6]
    BRESENHAM, J., "Algorithm for Computer Control of a Digital Plotter", IBM System J., 4, 1965, 1, pp.25–30.Google Scholar
  7. [7]
    CHAZELLE, B., "Computational Geometry on a Systolic Chip", IEEE Trans. on Comp., C-33, 1984, 9, pp.774–785.Google Scholar
  8. [8]
    CLARK, J.H., M.R. HANNAH, "Distributed Processing in a High-Performance Smart Image Memory", LAMBDA, Fourth Quarter, 1980, pp. 40–45.Google Scholar
  9. [9]
    DOBKIN, D.P., "VLSI Algorithms and Graphics", in Foundation of Computer Science IV, Distributed System 1: Algorithms and Complexity, J.W. DE BAKKER and J. VAN LEEUWEN (eds.), Mathematisch Centrum, Amsterdam, 1983.Google Scholar
  10. [10]
    FOUNTAIN, T. J., "CLIP4: A Progress Report", in Languages and Architectures for Image Processing, M.J.B. DUFF and S. LEVIALDI (eds.), London: Academic, 1981.Google Scholar
  11. [11]
    GRAHAM, M.D., P.E. NORGEN, "The Diff3 Analyzer: A Parallel/Serial Golay Image Processor", in "Real-Time Medical Image Processing", M. ONOE, K. PRESTON, A. ROSENFELD (eds.), NY: Plenum, 1980.Google Scholar
  12. [12]
    HANDLER, W., G. FRITSCH, J. VOLKERT, "Applications Implemented on the Erlangen General Purpose Array", in PARCELLA'84, W. HANDLER, T. LEGENDI, G. WOLF (eds.), Akademie-Verlag, Berlin 1985.Google Scholar
  13. [13]
    HERRON, J. M., J. FARLEY, K. PRESTON, H. SELLNER, "A General Purpose High-Speed Logical Transform Image Processor", IEEE Trans. on Comp., C-31 1982, 8, pp.795–800.Google Scholar
  14. [14]
    MEHLHORN, K., "AT-Optimal VLSI integer division and square rooting", Integr. the VLSI J., 2., 1984, pp.163–167.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1989

Authors and Affiliations

  • Valeriu Beiu
    • 1
  1. 1.Department of Control and Computer SciencePolytechnical Institute of BucharestBucharestRomania

Personalised recommendations