Automatic Verification of Mixed-Level Logic Circuits

  • Keith Hanna
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1522)


An approach is described to the specification and verification of digital systems implemented wholly or partly at the analog level of abstraction. The approach relies upon specifying the behaviours of analog components (such as transistors) by piecewise-linear predicates on voltages and currents. A decision procedure is described that can, for a wide class of specifications, automatically establish the correctness of an implementation.


Decision Procedure Analog Component Digital Level Nand Gate Output Terminal 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Frederic Benhamon and Alain Colmerauer, editors. Constraint Logic Programming. MIT Press, 1993.Google Scholar
  2. [2]
    Eugene C. Freuder and Alan K. Mackworth, editors. Constraint-based reasoning. MIT/Elsevier, 1994.Google Scholar
  3. [3]
    Keith Hanna. Reasoning about Real Digital Circuits. In Proc Higher Order Logic Theorem Proving and its Applications. Springer-Verlag, 1994.Google Scholar
  4. [4]
    D. A. Hodges and H. G. Jackson. Analysis and design of digital integrated circuits. McGraw-Hill, 1983.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • Keith Hanna
    • 1
  1. 1.Computing LaboratoryUniversity of KentKentUK

Personalised recommendations