Abstract
Most modern security protocols and security applications are defined to be algorithm independent, that is, they allow a choice from a et of cryptographic algorithms for the same function. Although an algorithm switch is rather difficult with traditional hardware, i.e., ASIC, implementations, Field Programmable Gate Arrays (FPGAs) offer a promising solution. Similarly, an ASIC-based key search machine is in general only applicable to one specific encryption algorithm. However, a key-search machine based on FPGAs can also be algorithm independent and thus be applicable to a wide variety of ciphers. We researched the feasibility of a universal key-search machine using the Data Encryption Standard (DES) as an example algorithm.
We designed, implemented and compared various architecture options of DES with strong emphasis on high-speed performance. Techniques like pipelining and loop unrolling were used and their effectiveness for DES on FPGAs investigated. The most interesting result is that we could achieve encryption rates beyond 400 Mbit/s using a standard Xilinx FPGA. This result is by a factor of about 30 faster than software implementations while we are still maintaining flexibility. A DES cracker chip based on this design could search 6.29 million keys per second.
This research was partially sponsored through NFS CAREER award CCR-9733246
currently with GTE CyberTrust Solutions Incorporated
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
M. Blaze, W. Diffie, R.L. Rivest, B. Schneier, T. Shimomura, E. Thompson, and M. Wiener. Minimal key lengths for symmetric ciphers to provide adequate commercial security. January 1996.
W. Diffie and M.E. Hellman. Exhaustive cryptanalysis of the NBS Data Encryption Standard. Computer, 10:74–84, June 1977.
H. Eberle. A high-speed DES implementation for network applications. In E.F. Brickell, editor, Advances in Cryptology-CRYPTO’ 92. 12th Anual International Cryptology Conference Proceedings, Lecture Notes in Computer Science, pages 521–539, Berlin, Germany, 1993. Springer-Verlag.
H. Eberle and C.P. Thacker. A 1 Gbit/second GaAs DES chip. In Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, pages 19.7/1–4, New York, NY, USA, 1992. IEEE, IEEE.
G.M. Haskins. Securing Asynchronous Tranfer Mode networks. Masters thesis, Worcester Polytechnic Institute, Worcester, Massachusetts,USA, May 1997.
F. Hendessi and M. Aref. A successful attack against the DES. In T.A. Gulliver and N.P. Secord, editors, Information Theory and Applications: Proceedings Third Canadian Workshop, volume 793 of Lecture Notes in Computer Science, pages 78–90, Berlin, 1994. Springer Verlag.
Jens-Peter Kaps. High speed FPGA architectures for the Data Encryption Standard. Masters thesis, Worcester Polytechnic Institute, Worcester,Massachusetts, USA, May 1998.
J. Leonard and W.H. Magione-Smith. A case study of partially evaluated hardware circuits: Keyspecific DES. In W. Luk, P.Y.K. Cheung, and M. Glesner, editors, Field-programmable Logic and Applications. 7th InternationalWorkshop, FPL’ 97, Berlin, Germany, 1997. Springer-Verlag.
A.J. Menezes, S.A. Vanstone, and P.C. Van Oorschot. Handbook of Applied Cryptography. Discrete Mathematics and its Application. CRC Press, Florida,USA, 1997.
National Bureau of Standards FIPS Publication 46. DES modes of operation, 1977.
B. Schneier. Applied Cryptography Second Edition: protocols, algorithms, and source code in C. Wiley & Sons, New York,USA, 2nd edition, 1996.
D.R. Stinson. Cryptography: Theory and Practice. Discrete Mathematics and its Applications. CRC Press, Florida,USA, 1995.
M.J. Wiener. Efficient DES key search. Crypto’ 93 Rump Session Presentation, August 1993.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kaps, J.P., Paar, C. (1999). Fast DES Implementations for FPGAs and Its Application to a Universal Key-Search Machine. In: Tavares, S., Meijer, H. (eds) Selected Areas in Cryptography. SAC 1998. Lecture Notes in Computer Science, vol 1556. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48892-8_19
Download citation
DOI: https://doi.org/10.1007/3-540-48892-8_19
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65894-8
Online ISBN: 978-3-540-48892-7
eBook Packages: Springer Book Archive