Abstract
The paper presents a design method for Built-In Self Test (BIST) that uses a cellular automaton (CA) for test pattern generation. We have extensively studied the quality of generated patterns and we have found several interesting properties of them. The first possibility how to use the CA is to generate pseudoexhaustive test sets as the CA can generate code words of codes with higher minimal code distance of the dual code. There is no need of reseeding the CA in order to generate all the code words. This type of test set can be advantageously used for testing with low number of inputs and low size of cones in the circuits under test (CUT). The proposed CA can also generate weighted random patterns with different global weights which can be used instead of linear feedback shift register (LFSR) pseudorandom sequences, the fault coverage is higher. It can also be used as deterministic pattern compactor in mixed mode testing. The generated sequence can be also easily used for testing CUTs with input-oriented weighted random patterns. The CA is formed by T flip-flops and does not contain any additional logic in the feedback. We proposed a new scheme of BIST where the CA is a part of a modified scan chain. Several experiments were done with ISCAS 85 and 89 benchmark circuits. We compared the quality of the generated test patterns with the quality of the patterns generated in an LFSR.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bardell, P.-McAnney, W. H.-Savir, J.: Built-In Test for VLSI. New York: Wiley-Interscience, 1987
Bershteyn, M.: Calculation of Multiple Sets of Weights for Weighted Random Testing. Proc. ITC, 1993, pp. 1031–1040
Chaudhuri, P.P. et al.: Additive Cellular Automata Theory and Applications Volume I. IEEE Computer Society Press, 1997, 340 pp.
Chen, C.L.: Exhaustive Test Pattern Generation Using Cyclic Codes. IEEE Trans. on Comp., Vol. 37, No. 2, February 1988, pp. 225–228
Daehn, W., Mucha, J.: Hardware test pattern generators for built-in test. Proc. of IEEE ITC,1981, pp. 110–113
Gloster, C., Brglez. F.: Cellular Scan Test Generation for Sequential Circuits. In European Design Automation Conference (EURO-DAC’ 92), pages 530–536, September 1992.
Gloster, C., Brglez, F.: Boundary Scan with Cellular-Based Built-In Self-Test. In Proc. IEEE International Test Conference, pages 138–145, September 1988.
Garbolino, T., Hlawiczka, A.: A new LFSR with D and T flip-flops as an effective test pattern generator for VLSI circuits. To appear in these proceedings.
Golan, P.: Pseudoexhaustive Test Pattern Generation for Structured Digital Circuits. Proc. FTSD9, Brno, Czechoslovakia, 1986, pp. 214–220
Hlavicka, J, Novak, O.: Methods of Pseudoexhaustive Test Pattern Generation. Research Report DC-98-08, Dept. of Computer Science, Czech Technical University Prague, 27 pages
Hortensius et al. Cellular automata circuits for BIST, IBM J. R&Dev, vol 34, no 2/3, pp. 389–405, 1990.
Hellebrand, S., Rajski, J., Tarnick, S., Venkataraman, S., Courtois, B.: Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers. IEEE Trans. on Comp., vol. 44, No. 2, February 1995, pp. 223–233
Koenemann, B.: LFSR-coded test patterns for scan designs. Proc. Europ. Test Conf., Munich, Germany, 1991, pp. 237–242
Koenemann, B., Mucha, J., Zwiehoff, G.: Built-in Logic Block Observation Techniques. Proc. IEEE Test Conf., Cherry Hill, 1979, pp. 37–41
Kunzmann, A.: Efficient Random Testing with Global Weights. Proc. of IEEE EURODAC’96
McCluskey, E.J.: Built-in self-test techniques. IEEE Design & Test of Comput., Vol. 2., April 1985, pp. 21–28
Miranda, M.A., Lopez-Bario, C. A.: Generation of Optimized Single Distributions of Weights for Random Built-In Self Test. Proc. ITC conf., 1993, pp. 1023-1030
Novak, O., Hlavicka, J.: Design of a Cellular Automaton for Efficient Test Pattern Generation. Proc. IEEE ETW 1998, pp. 30–31
Peterson, W. W.-Weldon, E. J.: Error-Correcting Codes. Cambridge, Massachusetts, MIT Press, 1972
Tang, D.T., Chen, Ch.L.: Logic Test Pattern Generation Using Linear Codes. IEEE Trans. on Comp., Vol. C-33, No. 9, 1984, pp. 845–850
Tang, D. T., Woo, L. S.: Exhaustive Test Pattern Generation with Constant Weight Vectors. IEEE Trans. on Comp., C-32, No.12, 1983, pp. 1145–1150
Wang, L.T., McCluskey, E.J.: Condensed linear feedback shift register (LFSR) testing-A pseudoexhaustive test technique. IEEE Trans. on Comp. Vol. C-35, Apr. 1986, pp. 367–370
Wunderlich, H. J.: Self Test Using Unequiprobable Random Patterns. Proc. IEEE 17 FTCS, Pittsburgh 1987, pp.236–244
Yarmolik, V. N., Muraskho, I. A.: A new tests pattern generator design approach for VLSI built-in self-testing. Automatic Control & Computer Sciences, 1995, No. 6, pp. 25–35
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Novák, O. (1999). Pseudorandom, Weighted Random and Pseudoexhaustive Test Patterns Generated in Universal Cellular Automata. In: Hlavička, J., Maehle, E., Pataricza, A. (eds) Dependable Computing — EDCC-3. EDCC 1999. Lecture Notes in Computer Science, vol 1667. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48254-7_21
Download citation
DOI: https://doi.org/10.1007/3-540-48254-7_21
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66483-3
Online ISBN: 978-3-540-48254-3
eBook Packages: Springer Book Archive