A Flexible Power Model for FPGAs

  • Kara K.W. Poon
  • Andy Yan
  • Steven J.E. Wilton
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2438)

Abstract

This paper describes a flexible power model for FPGAs. The model estimates the dynamic, short circuit, and leakage power for a wide variety of FPGA architectures. Such a model will be essential in the design and research of next-generation FPGAs, where power will be one of the primary optimization goals. The model has been integrated into the VPR CAD flow, and is available to the research community for use in FPGA architectural and CAD tool experimentation.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 2.
    A. Allan, D. Edenfeld, W. Joyner Jr, A. Khang, M. Rogers, Y. Zorian: “2001 Technology Roadmap for Semiconductors”. Computer, Vol. 35, Issue 1, Jan 2002, pp. 42–53CrossRefGoogle Scholar
  2. 3.
    G. Lim, R. Saleh, “Trends in Low Power Digital Systems on Chip Design”, in International Symposium on Quality of Electronic Design, March 2002.Google Scholar
  3. 4.
    V. George, H. Zhang, J. Rabaey, “The design of a low energy FPGA”, in proceedings of the Low Power Electronics and Design, August 1999.Google Scholar
  4. 5.
    L. Shang, A. S. Kaviani, K. Bathala, “Dynamic Power Consumption in Virtex-II FPGA Family”, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 2002.Google Scholar
  5. 6.
    F. G. Wolff, M. J. Knieser, D. J. Weyer, C. A. Papachristou, “High-level low power FPGA design methodology”National Aerospace and Electronics Conference, October 2000.Google Scholar
  6. 7.
    A. Garcia, W. Burleson, J. Danger, “Power Modelling in Field Programmable Gate Arrays (FPGA)”,in Proceeding of Field-Programmable Logic and Applications, pp. 396–404, September 1999.Google Scholar
  7. 8.
    L. Shang, N. K. Jha, “High-level power modeling of CPLDs and FPGAs”, International Conference on Computer Design, September 2001.Google Scholar
  8. 9.
    K. Roy, “Power-Dissipation Driven FPGA Place and Route Under Timing Constraints”, IEEE Transactions on Circuits and Systems: Fundamental Theory and Applications, Vol 46, No 5 May 1999Google Scholar
  9. 10.
    V. Betz, Architectures and CAD for Speed and Area Optimizations of FPGAs. PhD thesis, University of Toronto, 1998.Google Scholar
  10. 11.
    V. Betz, VPR and T-VPack User’s Manual. version 4.30, March 2000.Google Scholar
  11. 12.
    F. N. Najm, “A Survey of Power Estimation Techniques in VLSI Circuits”, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol 2, No 4, pp 446–455, December 1994.CrossRefGoogle Scholar
  12. 13.
    G. Yeap, Practical Low Power Digital VLSI Design. Kluwer Academic Publishers, 1998Google Scholar
  13. 14.
    S. J. E. Wilton, N. P. Jouppi, “CACTI: An Enhanced Cache Access and Cycle Time Model”, in IEEE Journal of Solid-State Circuits, Vol 31, No 5, pp 677–687, May 1996.CrossRefGoogle Scholar
  14. 15.
    D. Eckerbert, P.L. Edefors, “Interconnect-Driven Short-Circuit Power Modeling”, in Proceedings of Euromicro Symposium on Digital Systems, September 2001.Google Scholar
  15. 16.
    Altera. APEX 20K Programmable Logic Device Family Data Sheet. version 4.1. Altera Corporation. September 2001.Google Scholar
  16. 17.
    Xilinx. Virtex-E 1.8V Field Programmable Gate Arrays Data Sheet. version 2.2. Xilinx Corporation. November 2001.Google Scholar
  17. 18.
    S.M. Kang, Y. Leblebici, CMOS Digital Integated Circuits: Analysis and Design. 1999Google Scholar
  18. 19.
    M. I. Masud, S. J. E. Wilton, “A New Switch Block for Segmented FPGAs”, in Proceeding of Field-Programmable Logic and Applications, pp. 396–404, September 1999.Google Scholar
  19. 20.
    K.Y. Toh, P.K. Ko, R.G. Meyer, “An Engineering Model for Short-Channel MOS Devices”, IEEE Journal of Solid-State Circuits, Vol. 23, No. 4, August 1988.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Kara K.W. Poon
    • 1
  • Andy Yan
    • 1
  • Steven J.E. Wilton
    • 1
  1. 1.Department of Electrical and Computer EngineeringUniversity of British ColumbiaVancouverCanada

Personalised recommendations