Skip to main content

Integrated Iterative Approach to FPGA Placement

  • Conference paper
  • First Online:
  • 1059 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2438))

Abstract

This paper describes a new iterative method based on an integrated timing-driven approach to the FPGA layout synthesis. The method uses a global routing to assess the quality of a placement. The placement and routing algorithms use a unified nonlinear cost function that takes into account both area and delay constraints imposed by a design, and eliminates effects of different signal net routing orders.

This research has been partially supported by the Czech Technical University under grant no. CTU0210413

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lee, Y.S., Wu, A.C.H.: A Performance and Routability-Driven Router for FPGA’s Considering Path Delays. IEEE Transactions on Computer Aided Design, Vol.16, No.2, February 1997, pp. 179–185.

    Article  Google Scholar 

  2. Servít, M., Muzikář, Z.: Integrated Layout Synthesis for FPGAs. In: Field-Programmable Logic, Springer-Verlag, 1994, pp. 23–33.

    Google Scholar 

  3. Sherwani, N.A.: Algorithms for VLSI Physical Design Automation. Kluwer, Boston, 1993.

    Google Scholar 

  4. Daněk, M., Servít, M.: Xilinx XC4000 Global Routing Model and Signal Delay Estimation. In: DMMS’97 Proceedings, PANEM, 1997, pp. 213–222.

    Google Scholar 

  5. Daněk, M., Muzikář, Z.: Integrated Timing-Driven Approach to the FPGA Layout. To appear in: ICECS 2002 Proceedings, IEEE Press, 2002.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Daněk, M., Muzikář, Z. (2002). Integrated Iterative Approach to FPGA Placement. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_27

Download citation

  • DOI: https://doi.org/10.1007/3-540-46117-5_27

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44108-3

  • Online ISBN: 978-3-540-46117-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics