Abstract
The use of formal methods increases the trust in the safe operation of software in industrial automation systems. But the use of formal methods in practical software development is rare. One of the reasons lies in the difficulties arising from formal specification of safety requirements by common software engineers who are not experts in logic. In this paper an approach is presented, in which the difficulties are overcame by the use of formal specification patterns. The main advantage in comparison to other approaches is that the specification patterns transfer expert knowledge. Therefore this approach not only helps in using formal methods, it also supports in learning the practical application of formal specification languages for safety requirements specification. The patterns are called “safety patterns” because they are developed for the formal specification of requirements special in context of safety.
This work was sponsored by the German Research Council (DFG) within the scope of the focus area program (1064) on the “Integration of Specification Techniques with Applications in Engineering”
This is a preview of subscription content, access via your institution.
Buying options
Preview
Unable to display preview. Download preview PDF.
References
Bitsch, F.: Classification of Safety Requirements for Formal Verification of Software Models of Industrial Automation Systems, In Proceedings of 13th International Conference Software and Systems Engineering and Applications (ICSSEA) 2000, CNAM-Paris.
Bitsch, F., Canver, E., Moik, A.: Strukturierte Erstellung von Sicherheitsspezifikationen in UML mit Hilfe der FMEA-Methode, Forms’ 99-Formale Techniken für die Eisenbahnsicherung, Hrsg. E. Schnieder, Fortschritt-Berichte VDI, Reihe 12, Verkehrstechnik/Fahrzeugtechnik, Nr.436, VDI Verlag GmbH, Düsseldorf 2000, S. 225–245.
Bitsch, F.: Formal Specification Patterns for Safety Requirements, http://www.ias.unistuttgart.de/projekte/patterns/, 2001.
Canver, E.: Einsatz von Model-Checking zur Analyse von MSCs über Statecharts, Ulmer Informatik Berichte, Nr. 99-04, Universität Ulm, 05/1999.
Chan, W. et al.: Optimizing Symbolic Model Checking for Statecharts, IEEE Transactions on Software Engineering, Vol. 27, No. 2, February 2001.
Damm, W.; Harel., D.: LSCs: Breathing Life into Message Sequence Charts, In FMOODS’99 IFIP TC6/WG6.1 Third International Conference on Formal Methods for Open Object-Based Distributed Systems, 1999.
Dillon, L.K., Moser, L.E. et al.: A graphical interval logic for specifying concurrent systems, ACM Transactions on Software Engineering and Methodology, 3(2): 131–165, Apr. 1994.
DIN VDE 31000 Teil 2, Begriffe der Sicherheitstechnik: Grundbegriffe.
Dwyer, M.B., Avrunin, G.S., Corbett J.C.: Property Specification Patterns for Finite-state Verification, in the 2nd Workshop on Formal Methods in Software Practice, March, 1998.
Dwyer, M.B., et al.: Patterns in Property Specification for Finite-state Verification, in Proceedings of the 21st International Conference on Software Engineering, May, 1999.
Flake, S., Müller W. and Ruf J.: Structures English for Specification in Model Checking, in Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 91–100. GI/ITG/GMM Workshop, Frankfurt, March 2000.
Gamma, E. et al.: Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley, Massachusetts, 1994.
Göhner, P.: Spezifikation und Verifikation von sicheren Softwaresystemen, atp, pp. 24–31, 4/1995.
Grams, T.: Reliability and Safety, Table of Terms and Definitions, http://www.fh-fulda.de/~fd9006/Reliability/R&S-Terms1.html.
Heimdahl, M.P.E., Heitmeyer, C.L.: Formal Methods for Developing High Assurance Computer Systems: Working Group Report, Proceedings, Second IEEE Workshop on Industrial-Strength Formal Techniques (WIFT’98), Boca Raton, FL, Oct. 19, 1998.
Heitmeyer, C.L.: SCR: A Practical Method for Requirements Specification; Proc., 17th AIAA/IEEE/SAE Digital Avionics System Conference (DASC), Bellevue, WA, Oct. 31-Nov. 7, 1998.
Heitmeyer, C.L.: On the Need for ‘Practical’ Formal Methods; Formal Techniques in Real-Time and Real-Time Fault-Tolerant Systems, Proc., 5th Intern. Symposium (FTRTFT’98), Lyngby, Denmark, September 14-18, 1998, LICS 1486, pp. 18–26.
Holt, A.: Formal verification with natural language specifications: guidelines, experiments and lessons so far, South African Computer Journal, No 24, November 1999, pp. 253–257.
Huth, M, Ryan, M.: Logic in Computer Science-Modelling and reasoning about systems, Cambridge University press, Cambridge, 2000.
Lamport, L.: The Temporal Logic of Actions. SRC Research Report 79, ACM Transactions on Programming Language and Systems 16(3): 872–923, 05/1994.
Lamport, L.: Proving the correctness of multiprocess programs. IEEE Transactions on Software Engineering, SE-3(2):125–143, 1977.
Lauber, R., Göhner, P.: Prozessautomatisierung 1, 3. Auflage, Springer Verlag, Berlin, Heidelberg, New York, 1998.
Leveson, N.: Safeware-System, Safety and Computers, Addison-Wesley Publishing Company, Massachusetts, Bonn, 1995.
Lowrance, W.W.: Of Acceptable Risk: Science and the Determination of Safety, William Kaufmann, Inc., Los Altos, Clif., 1976.
Manna, Z., Pnueli, A.: Temporal Verification of Reactive Systems-Safety, Springer Verlag, NewYork, 1995.
Moser, L.E., et al.: The Real-Time Graphical Interval Logic Toolset, In Proceedings of the Conference on Computer-Aided Verification, New Brunswick, NJ, July/August 1996.
McMillan, K.L.: The SMV system. Carnegie-Mellon University, Pittsburgh, PA, 2 February 1992. http://www.cs.cmu.edu/~modelcheck/smv/smvmanual.r2.2.ps.
Progress Report of the DFG project SafeRail: Integration von Methoden zur Spezifikation und Verifikation von Sicherungseinrichtungen im spurgeführten Verkehr, Project of the focus area program (1064) on the “Integration of Specification Techniques with Applications in Engineering”, 03/2000.
Redmill, F.J. (ed.): Dependability of Critical Computer Systems 2, Elsevier Applied Science, London and New York, 1989.
Schlör, R., Josko, B., Werth D.: Using a visual formalism for design verification in industrial environments, In VISUAL’98, Lecture Notes in Computer Science 1385, pages 208–221. Springer-Verlag, Berlin, Heidelberg, 1998.
Schlör, R.; Damm, W.: Specification and verification of system-level hardware designs using timing diagrams, In Proceedings, The European Conference on Design Automation, IEEE Computer Society Press, pages 518–524, Paris, France, 1993.
Villa, T., Swamy, G., Shiple, T.: VIS User’s Manual, The VIS Group, University of California, Berkeley.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bitsch, F. (2001). Safety Patterns — The Key to Formal Specification of Safety Requirements. In: Voges, U. (eds) Computer Safety, Reliability and Security. SAFECOMP 2001. Lecture Notes in Computer Science, vol 2187. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45416-0_18
Download citation
DOI: https://doi.org/10.1007/3-540-45416-0_18
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42607-3
Online ISBN: 978-3-540-45416-8
eBook Packages: Springer Book Archive