Skip to main content

Challenges in the Verification of Electronic Control Units

  • Conference paper
  • First Online:
Formal Techniques in Real-Time and Fault-Tolerant Systems (FTRTFT 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1926))

  • 380 Accesses

Abstract

Electronic Control Units control our cars, airplanes, trains, and other safety critical systems. The key motivation to maintain high safety standards in the light of increasing complexity as well as the need to reduce development costs, in particular time spent in testing, have been driving forces in promoting the use of formal techniques in software requirement specifications as well as during design and validation of software. As a result of this drive and the growing maturity of the employed verification tools, formal techniques have found their way into industrial design flows, such as the use of the B-method in Matra-Transport, and the use of the Sternol Verification Environment based on Prover at Adtranz Signaling Sweden. We see an increased pressure on the design process for on-board control software to move towards a formally based process, a central prerequisite being the introduction of a model-based development process. This in itself constitutes already a significant shift. The step to model-based design processes has to a somewhat larger extent already been taken in both avionics and automotive, where tools like STATEMATE1, Mathworks2, MatrixX3, Scade4, ASCET5 are routinely used at different stages in the development process for control software. E.g. Aerospatial uses the Scade tool to generate airborne software and the induced cost benefits. The same concern about safety has caused companies like Boeing and British Aerospace to also asses the use of formal verification methods. Similarly, in automotive, the incentive to reduce development costs by letting model-checking catch errors early on in the development process, or the use of model-checking to create a golden reference model in the manufacturer-supplier chain, has been a major motivation to investigate the use of model-checking based verification techniques.

a registered trademark of I-Logix Inc.

a registered trademark of TheMathworks, Inc

a registered trademark of ISI Inc

a registered trademark of Verilog SA

a registered trademark of ETAS GmbH

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Damm, W. (2000). Challenges in the Verification of Electronic Control Units. In: Joseph, M. (eds) Formal Techniques in Real-Time and Fault-Tolerant Systems. FTRTFT 2000. Lecture Notes in Computer Science, vol 1926. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45352-0_3

Download citation

  • DOI: https://doi.org/10.1007/3-540-45352-0_3

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41055-3

  • Online ISBN: 978-3-540-45352-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics