Advertisement

Coverage Directed Generation of System-Level Test Cases for the Validation of a DSP System

  • Laurent Arditi
  • Hédi Boufaïed
  • Arnaud Cavanié
  • Vincent Stehlé
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2021)

Abstract

We propose a complete methodology for the automatic generation of test cases in the context of digital circuit validation. Our approach is based on a software model of the system to verify in which some modules are written in the Esterel language. An initial test suite is simulated and the state coverage is computed. New test sequences are automatically generated to reach the missing states. We then convert those sequences into system-level test cases (i.e. instruction sequences) by a technique called “pipeline inversion”. The method has been applied for the functional validation of an industrial DSP system giving promising results.

Keywords

Test Sequence Finite State Machine Missing State Linear Temporal Logic Reachable State 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    L. Arditi, A. Bouali, et al. “Using Esterel and Formal Methods to Increase the Confidence in the Functional Validation of a Commercial DSP”. In Workshop on Formal Methods for Industrial Critical Systems, Trento, Italy, 1999.Google Scholar
  2. 2.
    M. Benjamin, D. Geist, et al. “A Study in Coverage-Driven Test Generation”. In 36th Design Automation Conference, 1999.Google Scholar
  3. 3.
    G. Berry, G. Gonthier. “The Esterel synchronous programming language: Design, semantics, implementation”. In Science of Computer Programming, 19(2), 1992.Google Scholar
  4. 4.
    A. Bouali. “XEVE, an Esterel Verification Environment”. In Computer Aided Verification, LNCS 1427, 1998.CrossRefGoogle Scholar
  5. 5.
    R. Bryant. “Graph-based algorithms for boolean manipulation”. In IEEE Transactions on Computers, C-35(8), 1986.Google Scholar
  6. 6.
    H, Cho, G. Hachtel, F. Somenzi. “Fast Sequential ATPG Based on Implicit State Enumeration”. In International Test Conference, 1991.Google Scholar
  7. 7.
    E.M. Clarke, E.A. Emerson, A.P. Sistla. “Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications”. In ACM Transactions on Programming Languages and Systems, 8(2), 1986.Google Scholar
  8. 8.
    D.L. Dill. “The Murj verification system”. In Computer Aided Verification, LNCS 1102, 1996Google Scholar
  9. 9.
    D.L Dill. “What’s Between Simulation and Formal Verification? ”. In 35th Design Automation Conference, 1998.Google Scholar
  10. 10.
    D. Drake, P. Cohen. “HDL Verification Coverage”. In Integrated Systems Design Magazine, June 1998.Google Scholar
  11. 11.
    F. Fallah, P. Ashar, S. Devadas. “Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage”. In 36th Design Automation Conference, 1999.Google Scholar
  12. 12.
    R.C. Ho, C. Han Yang, M.A. Horowitz, D.L. Dill. “Architecture Validation for Processors”. In International Symposium of Computer Architecture, 1995.Google Scholar
  13. 13.
    VHDL language reference manual. IEEE standard 1076-1993. IEEE Press, 1994.Google Scholar
  14. 14.
    T. Kropf, H.-J. Wunderlich. “A Common Approach to Test Generation and Hardware Verification Based on Temporal Logic”. In International Test Conference, 1991.Google Scholar
  15. 15.
    D. Lewin, D. Lorenz, S. Ur. “A Methodology for Processor Implementation Verification”. In Formal Methods in Computer Aided Design, LNCS 1166,1996.CrossRefGoogle Scholar
  16. 16.
    K. McMillan. Symbolic Model Checking: An Approach to the State Explosion Problem. Kluwer Academic, 1993.Google Scholar
  17. 17.
    D. Moundanos, J. Abraham, Y. Hoskote. “Abstraction Techniques for Validation Coverage Analysis and Test Generation”. In IEEE Transactions on Computers, 47(1), 1998.Google Scholar
  18. 18.
    S. Ramesh, P. Bhaduri. “Validation of Pipelined Processor Designs using Esterel Tools: A Case Study”. In Computer Aided Verification, LNCS 1633, 1999.CrossRefGoogle Scholar
  19. 19.
    E.M. Sentovitch, K.J. Singh, et al. “Sequential Circuit Design Using Synthesis and Optimization”. In International Conference on Computer Design, 1992.Google Scholar
  20. 20.
    E.M. Sentovitch, H. Toma, G. Berry. “Latch Optimization in Circuits Generated from High-Level Descriptions”. In International Conference on Computer-Aided Design, 1996.Google Scholar
  21. 21.
    TMS320C54x DSP CPU Reference Set. Texas Instruments, Literature Number SPRU131F, Apr. 1999.Google Scholar
  22. 22.
    TMS320C55x DSP CPU Reference Guide. Texas Instruments, Literature Number SPRU371A, Feb. 2000. See also http://www.ti.com/sc/c5510
  23. 23.
    The VIS Group. “VIS: A system for Verification and Synthesis”. In Computer Aided Verification, LNCS 1102, 1996.Google Scholar

Copyright information

© springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Laurent Arditi
    • 1
  • Hédi Boufaïed
    • 1
  • Arnaud Cavanié
    • 2
  • Vincent Stehlé
    • 2
  1. 1.Texas Instruments FranceVilleneuve LoubetFrance
  2. 2.Esterel TechnologiesVilleneuve LoubetFrance

Personalised recommendations