Skip to main content
Book cover

International Conference on Field Programmable Logic and Applications

FPL 2001: Field-Programmable Logic and Applications pp 357–366Cite as

Placing, Routing, and Editing Virtual FPGAs

  • Conference paper

    • We’re sorry, something doesn't seem to be working properly.

    Please try refreshing the page. If that doesn't work, please contact support so we can address the problem.

  • First Online:

Part of the Lecture Notes in Computer Science book series (LNCS,volume 2147)

Abstract

This paper presents the benefits of using a generic FPGA tool set developed at the university of Brest for programming virtual FPGA. From a high level description of the FPGA architecture, the basic tools such a placer, a router or an editor are automatically generated. The description is not constrained by any model, so that abstract architectures, such as virtual FPGAs, can directly exploit the tool set as their basic programming tools.

Keywords

  • Virtual Machine
  • Systolic Array
  • Logic Block
  • Programming Tool
  • FPGA Device

These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

This is a preview of subscription content, access via your institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • DOI: 10.1007/3-540-44687-7_37
  • Chapter length: 10 pages
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
eBook
USD   119.00
Price excludes VAT (USA)
  • ISBN: 978-3-540-44687-3
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book
USD   159.00
Price excludes VAT (USA)
Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. L. Lagadec, B. Pottier Object Oriented Meta tools for Reconfigurable Architecture, Conference on Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Applications, SPIE Proceedings 4212 in Photonics East 2000, Boston, 2000.

    Google Scholar 

  2. V. Betz, J. Rose, A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.

    Google Scholar 

  3. D. Lavenier, P. Quinton, S. Rajopadhye, Advanced Systolic Design, in Digital Signal Processing for Multimedia Systems, Chapter 23, Parhi and Nishitani Eds, March 1999.

    Google Scholar 

  4. E. Fabiani, D. Lavenier, Placement of Linear Arrays, FPL 2000: 10th International Conference on Field Programmable Logic and Applications, Villach, Austria, Aug 2000

    Google Scholar 

  5. W. Fornaciari, V. Piuri, Virtual FPGAs: Some steps behind the physical barrier. In Parallel and Distributed Processing (IPPS/SPDP’98 Workshop Proceedings), LNCS 1388, 1998.

    Google Scholar 

  6. P. Guerdoux-Jamet, D. Lavenier Systolic Filter for fast DNA Similarity Search ASAP’95, Strasbourg, France, 1995.

    Google Scholar 

  7. C. Fraser, D. Hanson, A retargetable C compiler: design and implementation, The Benjamin/Cumming Publishing Company, Inc., 1995.

    Google Scholar 

  8. L. McMurchie, C. Ebeling, PathFinder: A Negotiation-Based Performances-Driven Router for FPGAs, in FPGA’95, Monterey, CA, 1995.

    Google Scholar 

  9. J. Babb, R. Tessier, A. Agarwal, Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines’93, 1993.

    Google Scholar 

  10. V. Betz, J. Rose, Using architectural famillies to increase FPGA speed and density, in FPGA’95, Monterey, CA, 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Université de Bretagne Occidentale - Brest, France

    Löic Lagadec & Bernard Pottier

  2. IRISA / CNRS - Rennes, France

    Dominique Lavenier & Erwan Fabiani

Authors
  1. Löic Lagadec
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Dominique Lavenier
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Erwan Fabiani
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Bernard Pottier
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Division of Informatics, University of Edinburgh, James Clerk Maxwell Building Mayfield Road, EH9 3JZ, Edinburgh, UK

    Gordon Brebner

  2. School of Electrical and Electronic Engineering, Queen’s University of Belfast, Ashby Building Stranmillis Road, BT9 5AH, Belfast, UK

    Roger Woods

Rights and permissions

Reprints and Permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lagadec, L., Lavenier, D., Fabiani, E., Pottier, B. (2001). Placing, Routing, and Editing Virtual FPGAs. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_37

Download citation

  • DOI: https://doi.org/10.1007/3-540-44687-7_37

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42499-4

  • Online ISBN: 978-3-540-44687-3

  • eBook Packages: Springer Book Archive

We’re sorry, something doesn't seem to be working properly.

Please try refreshing the page. If that doesn't work, please contact support so we can address the problem.