Abstract
In this paper, two complementary design models and related synthesis techniques are combined to capture behavioral and structural information in modelling and synthesizing a dynamically reconfigurable system. The proposed formulation is achieved by using finite domain constraints and related constraint-solving techniques offered by constraint logic programming. Our formulation represents operation-level temporal constraints and dynamic resource constraints in a unified model. Different synthesis tasks, such as temporal partitioning, scheduling and dynamic module allocation can be modelled in this framework, enabling the discovery of an optimal or near optimal solutions. Experiments have been carried out using a prototype of the high-level synthesis system implemented in CHIP, a constraint logic programming system. Current experimental results show that our approach can provide promising synthesis results in terms of the synthesis time and the number of reconfigurations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. Villasenor, B. Schoner, K. Chia, C. Zapata and B. Mangione-Smith: Configurable Computing Solutions for Automatic Target Recognition, Proc. FCCM’96, IEEE Computer Society Press, 1996, pp. 70–79.
J.G. Eldrege and B.L. Hutchings: Run-time Reconfiguration: A Method for Enhancing the Functional Density of SRAM-Based FPGAs, J. VLSI Signal Processing, Vol. 12, 1996, pp. 67–86.
B.L. Hutchings and M.J. Wirthlin: Implementation Approaches for Reconfigurable Logic Applications, Field-Programmable Logic and Aplications, LNCS 975, Springer-Verlag, 1995, pp. 419–428.
Y.L. Lin: Recent Developments in High-level Synthesis, ACM Trans. on Design of Electronic Systems, Vol. 2, No. 1, January 1997, pp. 2–21.
M. Kaul, R. Vemuri, S. Govindarajan and I. Ouaiss: An Automated Temporal Partitioning Tool for a Class of DSP Application, Proc. PACT’98, 1998.
M. Kaul and R. Vemuri: Temporal Partitioning Combined with Design Space Exploration for Latency Minimization of Run-time Reconfigured Designs, Proc. Data’99, 1999.
K.M.G. Purna and D. Bhatia: Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Trans. on Computers, Vol. 48, No. 6, 1999, pp. 579–590.
M. Vasilko and D. Ait-Boudaoud: Architectural Synthesis Techniques for Dynamically Reconfigurable Logic, Field-Programmable Logic and Applications, LNCS 1142, Springer-Verlag, 1996, pp. 290–296.
K.W. Ng, X.J. Zhang and G.H. Young: Design Representation for Dynamically Reconfigurable Systems, Proc. 5th Annual Australasian Conference on Parallel And Real-Time Systems (PART’98), Springer-Verlag (Singapore), 1998, pp. 14–23.
X.J. Zhang, K.W. Ng and G.H. Young: High-level Synthesis Using Genetic Algorithms for Dynamically Reconfigurable FPGAs, Proc. 23rd Euromicro Conference (EUROMICRO’ 97), 1997.
K.W. Ng and X.J. Zhang: Module Allocation for Dynamically Reconfigurable Systems, Parallel and Distributed Processing, LNCS1800, Springer-Verlag, 2000, pp. 932–940.
W. Luk, N. Shirazi and P.Y.K. Cheung: Modelling and Optimizing Run-Time Reconfigurable Systems, Proc. FCCM’96, IEEE Computer Society Press, 1996, pp. 167–176.
W. Luk, N. Shirazi and P.Y.K. Cheung: Compilation Tools for Run-Time Reconfigurable Designs, Proc. FCCM’97, IEEE Computer Society Press, 1997, pp. 56–65.
N. Shirazi, W. Luk and P.Y.K. Cheung: Automating Production of Run-Time Reconfigurable Designs, Proc. FCCM’98, IEEE Computer Society Press, 1998, pp. 147–156.
J. Jaffar and M.J. Maher: Constraint Logic Programming: A Survey, The Journal of Logic Programming, 1994.
K. Marriot and P.J. Stuckey: Programming with Constraints — An Introduction, The MIT Press, 1998.
CHIP, System Documentation, COSYTEC, 1996.
A. Aggoun and N. Beldiceanu: Overview of the CHIP Compiler System, Proc. 8th International Conference on Logic Programming, 1991, pp. 775–789.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, Xj., Ng, Kw., Luk, W. (2000). A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_39
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_39
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive