Advertisement

Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power

  • Stefanos Kaxiras
  • Zhigang Hu
  • Girija Narlikar
  • Rae McLellan
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2008)

Abstract

Reducing the supply voltage to reduce dynamic power consumption in CMOS devices, inadvertently will lead to an exponential increase in leakage power dissipation. In this work we explore an architectural idea to reduce leakage power in data caches. Previous work has shown that cache frames are “dead” for a significant fraction of time [14]. We are exploiting this observation to turn off cache lines that are not likely to be accessed any more. Our method is simple: if a cache-line is not accessed within a fixed interval (called decay interval) we turn off its supply voltage using a gated Vdd technique introduced previously [12]. We study the effect of cache-line decay on both power consumption and performance. We find that it is possible with cache-line decay to build larger caches that dissipate less leakage power than smaller caches while yielding equal or better performance (fewer misses). In addition, because our method can dynamically trade performance for leakage power it can be adjusted according to the requirements of the application and/or the environment.

Keywords

Active Ratio Data Cache Cache Line Leakage Power Cache Block 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    S. Bobba and I.N. Hajj, “Maximum Leakage Power Estimation for CMOS Circuits,” Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, 1999.Google Scholar
  2. [2]
    Shekhar Borka, “Design Challenges of Technology Scaling,” in IEEE Micro, Vol. 19, No. 4, July/August 1999.Google Scholar
  3. [3]
    Douglas C. Burger, James R. Goodman, and Alain Kagi “The Declining Effectiveness of Dynamic Caching for General-Purpose Microprocessors,” University of Wisconsin Madison Computer Sciences Dept. Tech. Report 1261, January 1995.Google Scholar
  4. [4]
    Doug Burger and Todd Austin, “The SimpleScalar Tool Set Version 2.0,” University of Wisconsin-Madison Computer Sciences Dept. Tech. Report 1342, June 1997.Google Scholar
  5. [5]
    J. Adams Butts and Gurindar Sohi, “A Static Power Model for Architects,” MICRO-33 — 33rd Annual International Symposium on Microarchitecture, December 2000.Google Scholar
  6. [6]
    Zhanping Chen, Mark Johnson, Liqiong Wei and Kaushik Roy, “Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks,” Proceedings of 1998 international symposium on Low power electronics and design.Google Scholar
  7. [7]
    Tohru Ishihara and Hiroto Yasuura, “Experimental Analysis of Power Estimation Models of CMOS VLSI Circuits,” IEICE Trans. Fundamentals, Vol.E80-A No.3, March 1997.Google Scholar
  8. [8]
    I.C Kizilyalli et al. “A WSi/WSiN/Poly:Si Gate CMOS Technology for 1.0V DSPs,” In Proceedings of the First International Symposium on ULSI Process integration, The Electrochemical Society Proceedings Vol. 99-18. pp 347–352.Google Scholar
  9. [9]
    A-C. Lai, B. Falsafi, “Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction,” International Symposium on Computer Architecture (ISCA), May 2000.Google Scholar
  10. [10]
    Alvin R. Lebeck and David A. Wood, “Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors,” International Symposium on Computer Architecture (ISCA), June 1995.Google Scholar
  11. [11]
    Jih-Kwon Peir, Yongjoon Lee, Windsor W. Hsu, “Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology,” Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII), 1998.Google Scholar
  12. [12]
    M. D. Powell, S-H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar, “Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,” ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000.Google Scholar
  13. [13]
    Scott Thompson, Paul Packson, Mark Bohr, “MOS Scaling: Transistor Challenges for the 21st Century,” Intel Technology Journal, 3rd Quarter, 1998.Google Scholar
  14. [14]
    David A. Wood, Mark D. Hill, R. E. Kessler, “A Model for Estimating Trace-Sample Miss Ratios,” ACM SIGMETRICS, May 1991.Google Scholar
  15. [15]
    Se-Hyun Yang, Michael D. Powell, Babak Falsafi, Kaushik Roy, and T. N. Vijaykumar, “An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches,” ACM/IEEE International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2001.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Stefanos Kaxiras
    • 1
  • Zhigang Hu
    • 2
  • Girija Narlikar
    • 1
  • Rae McLellan
    • 1
  1. 1.Bell LaboratoriesLucent TechnologiesUSA
  2. 2.Princeton UniversityUSA

Personalised recommendations