System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors

  • Flavius Gruian
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2008)


This paper focuses on system-level design methods for low energy consumption in architectures employing variable-voltage processors. Two lowenergy design flows are introduced. The first, Speed-up and Stretch, is based on the performance vs. low-energy design trade-off. The second, Eye-on-Energy, is based on energy sensitive scheduling and assignment techniques. Both of the approaches presented in this paper use simulated annealing to generate task-to-processor assignments. Also, both use list-scheduling based methods for scheduling. The set of experiments presented here characterize the newly introduced approaches, while giving an idea about the cost vs. low-energy and performance vs. low-energy design trade-offs a designer has to make.


low energy system-level design variable voltage processors 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    A. P. Chandrakasan and R. W. Brodersen, “Minimizing power consumption in CMOS circuits,” Proc. of the IEEE, Vol. 83, No. 4 (1995), 498–523Google Scholar
  2. 2.
    M. B. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, “Predictive system shutdown and other architectural techniques for energy efficient programmable pomputation,” IEEE Trans. on VLSI Systems, Vol.4 No.1 (1996), 42–51CrossRefGoogle Scholar
  3. 3.
    C. Hwang and A. C. Wu, “A predictive system shutdown method for energy saving of event-driven computation,” Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design 1997, 28–32Google Scholar
  4. 4.
    F. Yao, A. Demers, and S. Shenker, “A scheduling model for reduced CPU energy,” Proc. of the 36th Symposium on Foundations of Computer Science (1995), 374–382Google Scholar
  5. 5.
    I. Hong, Gang Qu, M. Potkonjak, and M.B. Srivastava, “Synthesis techniques for low-power hard realtime systems on variable voltage processors,” Proc. of the 19th IEEE Real-Time Systems Symposium (1998), 178–187Google Scholar
  6. 6.
    I. Hong, D. Kirovski, Gang Qu, M. Potkonjak, and M. B. Srivastava, “Power optimization of variable voltage core-based systems,” Proc. of the 35th Design Automation Conference (1998), 176–181Google Scholar
  7. 7.
    T. Ishihara, H. Yasuura, “Voltage scheduling problem for dynamically variable voltage processors,” Proc. of the 1998 International Symposium on Low Power Electronics Design (1998), 197–202Google Scholar
  8. 8.
    B. P. Dave, G. Lakshminarayana, and N. K. Jha, “COSYN: hardware-software co-synthesis of embedded systems”, Proc. of the 34th Design Automation Conference(1997), 703–708Google Scholar
  9. 9.
    F. Gruian and K. Kuchcinski, “Low-energy directed architecture selection and task scheduling for system-level design,” Proc. of the 25th Euromicro Conference (1999), 296–302Google Scholar
  10. 10.
    F. Gruian and K. Kuchcinski, “LEneS: Task Scheduling for Low-Energy Systems Using Variable Voltage Processors,” in press, Proc. of the 6th ASP-DAC (2001)Google Scholar
  11. 11.
    J.-M. Chang and M. Pedram, “Energy minimization using multiple supply voltages,” IEEE Trans. on VLSI Systems, Vol. 5, No. 4 (1997)Google Scholar
  12. 12.
    K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, “A 300MIPS/W RISC core processor with variable supply-voltage scheme in variable thresholdvoltage CMOS,” Proc. of the IEEE Custom Integrated Circuits Conference’ 97 (1997), 587–590Google Scholar
  13. 13.
    “SH-1:SH7032/SH7034 Product Brief,” HITACHI Semiconductor Inc.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Flavius Gruian
    • 1
  1. 1.Department of Computer ScienceLund UniversityLundSweden

Personalised recommendations