Abstract
This paper describes the implementation and evaluation of the OpenMP compiler designed for the Hitachi SR8000 Super Technical Server. The compiler performs parallelization for the shared memory multiprocessors within a node of SR8000 using the synchronization mechanism of the hardware to perform high-speed parallel execution. To create an optimized code, the compiler can perform optimizations across inside and outside of a PARALLEL region or can produce a code optimized for a fixed number of processors according to the compile option. For user’s convenience, it supports combination of OpenMP and automatic parallelization or Hitachi proprietary directive and also supports reporting diagnostic messages which help user’s parallelization. We evaluate our compiler by parallelizing NPB2.3-serial benchmark with OpenMP. The result shows 5.3 to 8.0 times speedup on 8 processors.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
OpenMP Architecture Review Board. OpenMP: A Proposed Industry Standard API for Shared Memory Programming. White paper, Oct 1997.
OpenMP Architecture Review Board. OpenMP Fortran Application Program Interface, Oct 1997 1.0.
Eduard Ayguadé, Marc Gonzàlez, Jesús Labarta, Xavier Martorell, Nacho Navarro, and José Oliver. NanosCompiler. A Research Platform for OpenMP extensions. In EWOMP’99.
Mitsuhisa Sato, Shigehisa Satoh, Kazuhiro Kusano, and Yoshio Tanaka. Design of OpenMP Compiler for an SMP Cluster. In EWOMP’99.
Christian Brunschen and Mats Brorsson. OdinMP/CCp — A portable implementation of OpenMP for C. In EWOMP’99.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nishitani, Y., Negishi, K., Ohta, H., Nunohiro, E. (2000). Implementation and Evaluation of OpenMP for Hitachi SR8000. In: Valero, M., Joe, K., Kitsuregawa, M., Tanaka, H. (eds) High Performance Computing. ISHPC 2000. Lecture Notes in Computer Science, vol 1940. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-39999-2_38
Download citation
DOI: https://doi.org/10.1007/3-540-39999-2_38
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-41128-4
Online ISBN: 978-3-540-39999-5
eBook Packages: Springer Book Archive