Skip to main content

A Comparison of Locality-Based and Recency-Based Replacement Policies

  • Conference paper
  • First Online:
High Performance Computing (ISHPC 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1940))

Included in the following conference series:

  • 608 Accesses

Abstract

Caches do not grow in size at the speed of main memory or raw processor performance. Therefore, optimal use of the limited cache resources is of paramount importance to obtain a good system performance. Instead of a recency-based replacement policy (such as, e.g., LRU), we can also make use of a locality-based policy, based on the temporal reuse of data. These replacement policies have usually been constructed to operate in a cache with multiple modules, some of them dedicated to data showing high temporal reuse, and some of them dedicated to data showing low temporal reuse. In this paper, we show how locality-based replacement policies can be adapted to operate in set-associative and skewed-associative [8] caches. In order to understand the benefits of locality-based replacement policies, they are compared to recency-based replacement policies, something that has not been done before.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Kenneth K. Chan, Cyrus C. Hay, John R. Keller, Gordon P. Kurpanek, Francis X. Schumacher, and Jason Zheng. Design of the HP PA 7200 CPU. Hewlett-Packard Journal, 47(1), February 1996. 317

    Google Scholar 

  2. A. Gonzalez, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In ICS’95. Proceedings of the 9th ACM International Conference on Supercomputing, pages 338–347, 1995. 316

    Google Scholar 

  3. T. Horel and G. Lauterbach. UltraSPARC-III: Designing third-generation 64-bit performance. IEEE Micro, 19(3):73–85, May 1999. 317

    Article  Google Scholar 

  4. J. A. Rivers and E. S. Davidson. Reducing conflicts in direct-mapped caches with a temporality-based design. In Proceedings of the 1996 International Conference on Parallel Processing, volume 1, pages 154–163, August 1996. 316

    Google Scholar 

  5. J. A. Rivers, E. S. Tam, G. S. Tyson, E. S. Davidson, and M. Farrens. Uitilizing reuse information in data cache management. In ICS’98. Proceedings of the 1998 International Conference on Supercomputing, pages 449–456, 1998. 313, 316

    Google Scholar 

  6. F. Jesús Sánchez, Antonio González, and Mateo Valero. Software management of selective and dual data caches. IEEE Technical Committee on Computer Architecture Newsletter, pages 3–10, March 1997. 316

    Google Scholar 

  7. Jesús Sánchez,, and Antonio González. A locality sensitive multi-module cache with explicit management. In ICS’99. Proceedings of the 1999 International Conference on Supercomputing, pages 51–59, Rhodes, Greece, June 1999. 316

    Google Scholar 

  8. A. Seznec. A case for two-way skewed associative caches. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 169–178, May 1993. 310, 312

    Google Scholar 

  9. A. Seznec. A new case for skewed-associativity. Technical Report PI-1114, IRISA, July 1997. 312

    Google Scholar 

  10. A. Seznec and Francois Bodin. Skewed-associative caches. In PARLE’93: Parallel Architectures and Programming Languages Europe, pages 305–316, Munich, Germany, June 1993. 312, 314, 315

    Google Scholar 

  11. Alan Jay Smith. Cache memories. ACM Computing Surveys, 14(3):473–530, September 1982. 312

    Article  Google Scholar 

  12. Amitabh Srivastava and Alan Eustace. ATOM: A system for building customized program analysis tools. Technical Report 94/2, Western Research Laboratory, March 1994. 314

    Google Scholar 

  13. Edward S. Tam. Improving Cache Performance Via Active Management. PhD thesis, University of Michigan, 1999. 313

    Google Scholar 

  14. Steven J. E. Wilton and Norman E. Jouppi. An enhanced access and cycle time model for on-chipcac hes. Technical Report 93/5, Western Research Laboratory, July 1994. 314

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Vandierendonck, H., Bosschere, K.D. (2000). A Comparison of Locality-Based and Recency-Based Replacement Policies. In: Valero, M., Joe, K., Kitsuregawa, M., Tanaka, H. (eds) High Performance Computing. ISHPC 2000. Lecture Notes in Computer Science, vol 1940. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-39999-2_29

Download citation

  • DOI: https://doi.org/10.1007/3-540-39999-2_29

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41128-4

  • Online ISBN: 978-3-540-39999-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics