Abstract
In this chapter, we propose a massively parallel architecture of a hardware implementation of genetic algorithms. This design is quite innovative as it provides a viable solution to the fitness computation problem, which depends heavily on the problem-specific knowledge. The proposed architecture is completely independent of such specifics. It implements the fitness computation using a neural network. The hardware implementation of the used neural network is stochastic and thus minimises the required hardware area without much increase in response time. Last but not least, we demonstrate the characteristics of the proposed hardware and compare it to existing ones.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Bade, S.L. and Hatchings, B.L., FPGA-Based Stochastic Neural Networks – Implementation, IEEE Workshop on FPGAs for Custom Computing Machines, Napa Ca, April 10–13, pp. 189–198, 1994.
Bland, I.M. and Megson, G. M., Implementing a generic systolic array for genetic algorithms. In Proc. 1st. On-Line Workshop on Soft Computing, pp 268–273, 1996.
Brown, B.D. and Card, H.C., Stochastic Neural Computation I: Computational Elements, IEEE Transactions on Computers, vol. 50, no. 9, pp. 891–905, September 2001.
Gaines, B.R., Stochastic Computing Systems, Advances in Information Systems Science, no. 2, pp. 37–172, 1969.
Liu, J., A general purpose hardware implementation of genetic algorithms, MSc. Thesis, University of North Carolina, 1993.
MathWorks, http://www.mathworks.com/, 2004.
Megson, G. M. Bland, I. M., Synthesis of a systolic array genetic algorithm. In Proc. 12th. International Parallel Processing Symposium, pp. 316–320, 1998.
Michalewics, Z., Genetic algorithms + data structures = evolution programs, Springer-Verlag, Berlin, Second Edition, 1994.
Nedjah, N. and Mourelle, L.M., Reconfigurable Hardware Architecture for Compact and Efficient Stochastic Neuron, Artificial Neural Nets Problem Solving Methods, Lecture Notes in Computer Science, vol. 2687, pp. 17–24, 2003.
Scott, S.D., Samal, A. and Seth, S., HGA: a hardware-based genetic algorithm, In Proc. ACM/SIGDA 3rd. International Symposium in Field-Programmable Gate Array, pp. 53–59, 1995.
Scott, S.D., Seth, S. and Samal, A., A hardware engine for genetic algorithms, Technical Report, UNL-CSE-97–001, University of Nebraska-Lincoln, July 1997.
Turton, B.H. and Arslan, T., A parallel genetic VLSI architecture for combinatorial real-time applications –disc scheduling, In Proc. IEE/IEEE International Conference on genetic Algorithms in Engineering Systems, pp. 88–93, 1994.
Xilinx, http://www.xilinx.com/, 2004.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Nedjah, N., Mourelle, L. (2006). A Reconfigurable Parallel Hardware for Genetic Algorithms. In: Nedjah, N., Mourelle, L.d., Alba, E. (eds) Parallel Evolutionary Computations. Studies in Computational Intelligence, vol 22. Springer, Berlin, Heidelberg . https://doi.org/10.1007/3-540-32839-4_3
Download citation
DOI: https://doi.org/10.1007/3-540-32839-4_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-32837-7
Online ISBN: 978-3-540-32839-1
eBook Packages: EngineeringEngineering (R0)