This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
L. Bedarida, G. Campardo, A. Silvagni, G. Fusillo, “EEPROM memory device with simultaneous read and write sector capabilities”, USA patent No 5,748,528, (May 5, 1998).
A. Bergemont, “NOR Virtual Ground (NVG)-A New Scaling concept for Very High Density FLASH EEPROM and its Implememtation in a 0.5um Process”, IEEE/ IEDM, (1993).
G. Campardo, R. Micheloni “Architecture of Non Volatile Memory with Multi-bit cells” 12th Bi-annual Conference June 20–23, INFOS2001, Invited paper, (2001).
G. Campardo, A. Silvagni, L. Bedarida, G. Fusillo, “Non volatile memory device having sectors of selectable size and number”, USA patent No 5,793,676, (August 11, 1998).
G. Campardo, et al., “An overview of Flash architectural developments”, IEEE Proceeding of the, Vol. 91, No. 4, pp. 523–536, (April 2003).
Y.S. Hisamune, “A High Capacitive-Coupling Ratio (HiCR) Cell for a 3V-Only 64 Mbit and Future Flash Memoires”, IEEE/ IEDM, (1993).
M. McConnel et al., “An Experimental 4-Mb Flash EEPROM with Sector Erase”, IEEE Journal of Solid-State Circuits, Vol. 26, NO 4, pag 484–489, (April 1991).
Carver Mead, Lynn Conway, Introduction to VLSI system, Addison-Wesley Publishing Co., USA, (1980).
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
(2005). The Organization of the Memory Array. In: VLSI-Design of Non-Volatile Memories. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26500-7_7
Download citation
DOI: https://doi.org/10.1007/3-540-26500-7_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20198-4
Online ISBN: 978-3-540-26500-9
eBook Packages: EngineeringEngineering (R0)