Fundamental Circuit Blocks


Supply Voltage Parasitic Capacitance Current Mirror Schmitt Trigger CMOS Inverter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. B.K. Ahuja, “An improved frequency compensation technique for CMOS operational amplifiers”, IEEE J. Solid-State Circuits, vol. SC-18, pp. 629–633, (Dec. 1993).Google Scholar
  2. L.A. Akerst, “An analytical expression for th ethreshold voltage of a small geometry MOSFET”, Solid State Electronics, vol. 24, pp. 621–627, (1981).Google Scholar
  3. M. Annaratone, Digital CMOS Circuit Design. Kluwer Academic Publishers.Google Scholar
  4. J.C. Bertails, “Low frequency noise considerations for MOS amplifiers design”, IEEE Journal of Solid State Circuits, Vol. SC-14, No. 4, pp. 773–776, (August 1979).Google Scholar
  5. J.Y. Chen “CMOS The emerging VLSI technology”, IEEE Circuits and Device Magazine, pp. 16–31, (March 1986).Google Scholar
  6. E.J. Dickes, D.E. Carlton, “A Graphical analysis of the Schmitt trigger circuit”, IEEE Journal of Solid State Circuits, vol. Sc-17, No. 6, pp. 1194–1197, (December 1982).Google Scholar
  7. Edit by P.R. Gray, D.A. Hodges, R. W. Brodersen, “Analog MOS integrated circuits”, IEEE Press, (1980).Google Scholar
  8. P.R. Gray, R.G. Meyer, “MOS Operational Amplifier Design-A Tutorial Overview”, IEEE Journal of Solid State Circuits, Vol. SC-17, No.6, pp. 969–982, (December 1982).Google Scholar
  9. R. Gregorian, G.C. Temes, Analog Mos integrated circuits for signal processing, J. Wiley & Sons, (1986).Google Scholar
  10. T.P. Haraszti, CMOS Memory Circuits. Boston, MA: Kluwer Academic Publishers, ch. 5, (2000).Google Scholar
  11. L.G. Heller and W.R. Griffin, “Cascode voltage switch logic: a differential CMOS logic family”, in 1984 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 16–17, (Feb. 1984).Google Scholar
  12. A. Kuma, “CMOS Circuit optimization”, Solid State Electronics, vol. 26, No. 1, pp. 47–58, (1983).Google Scholar
  13. C.M. Lee, Ellen W. Szeto, “Zipper CMOS”, IEEE Custom Integrated Circuits Conference, pp. 236–239, (1986).Google Scholar
  14. T. Mano, J. Yamada, J. Inoue, and S. Nakajima, “Circuit techniques for a VLSI memory,” IEEE J. Solid-State Circuits, vol. 18, no. 5, pp. 463–469, (Oct. 1983).CrossRefGoogle Scholar
  15. W.L. Martino et al, “An on-chip back-bias generator for MOS dynamic memory”, IEEE Journal of Solid State Circuits, Vol. Sc-15, No. 5, pp. 820–826, (October 1980).Google Scholar
  16. K. Natori, “Sensitivity of dynamic MOS Flip-Flop sense amplifiers”, IEEE Transaction on Electron Devices, Vol. ED-33, No. 4, pp. 482–488, (April 1986).Google Scholar
  17. D. Senderowicz, J.H. Huggins, “A low noise NMOS operational amplifier”, IEEE Journal of Solid State Circuits, Vol. SC-17, No. 6, pp. 999–1008, (December 1982).Google Scholar
  18. H. Taub, D. Shilling, Digital Integrated Electronics, McGraw-Hill, 1997.Google Scholar
  19. U. Tietze, Ch. Schenk, “Advanced electronic circuit”, Springer-Verlag Berlin Heidelberg New York, (1978)Google Scholar
  20. Y.P. Tsividis, “Technique for increasing the gain-bandwidth product of N-M.O.S. and P-M. O.S. integrated inverters”, Electronics Letters, vol. 13, No. 14, 7th, pp.421–422, (July 1977).Google Scholar
  21. Y.P. Tsividis, “Design consideration in single-channel MOS Analog Integrated Circuits-A Tutorial”, IEEE Journal of Solid State Circuits, Vol. SC-13, No.3, pp. 383–391, (June 1978).Google Scholar
  22. E. Vittoz et al., A Collection of CSEM Papers, Electronic Design Books, Penton Publishing, (1995).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Personalised recommendations