High Voltage Thick Oxide NMOS Transistor Floating Gate Tunnel Oxide 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. C. Auricchio, R. Bez, A. Lo savio, A. Maurelli, C. Sala, P. Zabberoni G. Baccarani and M. Rudan, “A triple-weel architecture for low voltage operation in submicron CMOS devices”, (Eds.), Proc. ESSDERC 96, Bologna, Italy, p. 613, (1996).Google Scholar
  2. T.M. Bloomstein, M. Rothshild, R.R. Kunz, D.E. Hardy, T.B. Goodman, and S.T. Palmacci, “Critical issues in 157 nm lithography”, J. Vac. Sci. Thecnol. B, vol.16, pp. 3154, (1998).Google Scholar
  3. J.O. Borland, R. Koelsch, “MeV implantation technology: next generation manufacturing with current generation equipment”, Solid State Technology, P.1 (1993).Google Scholar
  4. P. Cappelletti, A. Tutolo, L. Frattin, L. Ravazzi, C. Riva, “The Flash E2PROM cell with Boron P-pocket architecture: advantages and limitations”, Proc. Nonvolatile Semiconductor Memory Workshop, (1995).C.T. Gabriel, and J.P. McVittie, “How Plasma Etching Damages Thin Gate Oxides”, Sol. State Technology, 81, (June 1992).Google Scholar
  5. T.Y. Chan, P.K. Ko and C. Hu “Dependence of channel electric field on device scaling” IEEE Electron Dev. Lett., EDL-6, p.551, (Oct. 1985).Google Scholar
  6. M.L. Chen et al. “Suppression of Hot-Carrier Effects in Submicron CMOS Technology” IEEE Trans. Electron Dev., ED-35, p2210, (Dec. 1988).Google Scholar
  7. E.G. Cromer, “Mask aligners and stepper for precision microlithography, Solid State Technology, 36, (April 1993).Google Scholar
  8. J.D. Cuthbert, “Optical projection printing”, Solid State Technology, 20, 59, August (1977).Google Scholar
  9. F.H. Dill, W.P. Hornberger, P.S. Hauge, J.M. Shaw, “Characterization of positive resist”, IEEE Trans. Electron. Dev., ED22, 445, (1975).Google Scholar
  10. G. Dunn, S.S. Scott, “Channel hot-carrier stressing of reoxidizied nitrided silicon dioxide”, IEEE Trans. On Electron Device, 37,7, p. 1719, (1990).Google Scholar
  11. L. Forester, A.L. Butler and G. Schets, “SOG planarization for Polysilicon and First Metal Interconnect in a One Micron CMOS Process” Proceedings of the 6th International IEEE VLSI Multilevel Interconnection Conference, p.72, (1989).Google Scholar
  12. Fowler-Nordheim tunneling on source doping concentration of an n-MOSFET”, IEEE Electron Device Letters, 17,11, p.525, (1996).Google Scholar
  13. G. Ginami. et al., “Survey on Flash technology with specific attention to the critical process parameters related to manufacturing”, IEEE Proceeding of the, Vol. 91, No. 4, pp. 503–522, April (2003).Google Scholar
  14. C. Hill, S. Jones and D. Boys “Rapid Thermal Annealing — Theory and Practice” in R.A. Levy Ed., Reduced Thermal Processing for ULSI, Plenum Press, New York, p. 143, (1989).Google Scholar
  15. IEEE Standard Department, “IEEE P1005 draft standard for definitions, symbols, and characteristics of floating gate memory arrays”, approved 1998.Google Scholar
  16. E. Kooi, “The invention of LOCOS”, IEEE Press, NY, (1991).Google Scholar
  17. M.D. Levenson, N.S. Viswanathan, R.A. Simpson, “Improving resolution in photolithography with a phase-shifting mask”, IEEE Trans. Electron. Dev, ED29, 1828, (1982).Google Scholar
  18. B.J. Lin, “The optimum numerical aperture for optical projection microlithography”, Proc. SPIE, 1463,42, (1991).Google Scholar
  19. R.A. Morgan, “Plasma etching in semiconductor fabrication”, Elsevier, NY, (1985).Google Scholar
  20. S. Mori, E. Sakagami, H. Araki, Y. Kaneko, K. Marita, Y. Ohshima, N. Arai, K. Yoshikawa, “ONO interpoly dielectric scaling for non-volatile memories applications”, IEEE Trans. On Electron Devices, 38,2, p. 386–391, (1991).Google Scholar
  21. E.G. Moore, “Cramming more components onto integrated circuits”, Electronics Magazine, vol. 8, pp. 114–117, (April 1965). M. Born, E. Wolf “Principles of optics”, Pergamon PressGoogle Scholar
  22. A. Nakae, K. Kamon, T. Hanawa, H. Tanabe, “Improvement in optical proximity correction by optimizing second illumination source”, Jpn. J. Appl. Phys., Pt.1, vol.35, pp. 6396, (1996).CrossRefGoogle Scholar
  23. J.K. Roberts “Heat and Thermodinamic” 4th ed. Blackie and Son, Ltd., Glasgow, (1995).Google Scholar
  24. K.C. Saraswat, D.L. Brors, J.A. Fair, K.A. Monnig and R. Beyers “Properties os Low Pressure CVD Tungsten Silicide for MOS VLSI Interconnections” IEEE Trans. Electron Dev., ED-30, 1497, (1983).Google Scholar
  25. K.C. Saraswat, F. Mohammadi and J.D. Meindl “WSi2 Gate MOS Device” Tech. Dig. IEDM, 462, (1979).Google Scholar
  26. Semiconductors Industry Association, “International Roadmap for Semiconductors: 2002”.Google Scholar
  27. K. Shibahara et al., “Trench Isolation with V-shaped Buried Oxide for 256-Mbit DRAMs” Tech Dig. IEDM, p. 275, (1992).Google Scholar
  28. Y. Tang, J. Chen, C. Chang, D. Liu, S. Haddad, Y. Sun, A. Wang, M. Ramskey, M. Kwong, H. Kinoshita, W. Chan, J. Lien, “Different dependence of band-to-band and H. Tsai, C.L. Yu, C.Y. Wu, “A bird’s beak technique for LOCOS in VLSI fabrication” IEEE Electron Device Letters, 7,2, pp. 122–123, (1986).Google Scholar
  29. K. Tsukamoto et al. “High Energy Ion Implantation for ULSI: Well Engineering and Gettering”, Solid State Technology, p.49, (June 1992).Google Scholar
  30. N.A.H. Wils, P.A. van der Plas, A.H. Montree, “Dimensional characterization of poly buffer LOCOS in comparison with suppressed LOCOS”, ESSDERC 90, pp. 535–538, (1990).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Personalised recommendations