Threshold Voltage Parasitic Capacitance Current Mirror Unbalanced Load Floating Gate 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. S. Atsumi, A. Umezawa, T. Tanzawa, T, Taura, H. Shiga, Y. Takano, T. Miyaba, M. Matsui, H, Watanabe, K. Isobe, S. Kitamura, S. Yamada, M. Saito, S. Mori, and T. Watanabe, “A channel-erasing 1.8V-Only 32-Mb NOR flash EEPROM with a bitline direct sensing scheme”, IEEE J. Solid-State Circuits, vol. SC-35, pp. 1648–1654, (Nov. 2000).Google Scholar
  2. R. Bez et al., “Depletion Mechanism of Flash cell induced by parasitic drain stress condition”, VLSI Technology Symposium, (1994).Google Scholar
  3. A. Brand et al., “Novel Read Disturb Failure Mechanism Induced By FLASH Cycling”, IEEE IRPS, (1993).Google Scholar
  4. G. Campardo, “Circuit for sensing the state of matrix cell in NMOS EPROM memories including an offset current generator”, USA patent No. 4,949,307, (August 14, 1990).Google Scholar
  5. G. Campardo, “Sense amplifier having capacitively coupled input for offset compensation”, USA Patent No 5,729, 492, (March 17, 1998).Google Scholar
  6. G. Campardo, “Read Path: Sensing technique”, in Flash memory, P. Cappelletti et al., Ed Norwell, MA: Kluwer, (1999).Google Scholar
  7. G. Campardo, M Dallabora, D. Novosel, “L’amplificatore di lettura nei dispositivi di memoria EPROM”, Alta Frequenza, Vol. LVII, No. 6, pp. 143–154, (Luglio-Agosto 1988).Google Scholar
  8. G. Campardo, R. Micheloni, S. Commodaro, “Method and circuit for reading low-supply-voltage nonvolatile memory cells”, USA patent No. 6,128,225, (October 3, 20).Google Scholar
  9. G. Campardo, R. Micheloni, M. Maccarrone, “Circuit and method for generating a read reference signal for nonvolatile memory cells”, USA Patent No. 5,805,500, (September 8, 1998).Google Scholar
  10. G. Campardo, R. Micheloni, M. Maccarrone, “Read circuit and method for nonvolatile memory cells with an equalizing structure”, USA Patent No 5,886,925, (March 23, 1999).Google Scholar
  11. G. Campardo, et al., “40-mm2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR Flash memory”, IEEE J. Solid-State Circuits, vol. SC-35, no. 11, pp.1655–1667, (Nov. 2000). T. Jnbo et al., “A 5V only 16Mb Flash memory with sector Erase Mode”, IEEE Journal of Solid State Circuits, Vol. 27, N 11, (November 1992).Google Scholar
  12. G. Campardo et al. “A 40mm2 3V 50MHz 64Mb 4-level Cell NOR Type Flash Memory”, 2000 ISSCC, San Francisco.Google Scholar
  13. G. Campardo et al., “Method and circuit for dynamic reading of a memory cell at low supply voltage and with low output dynamics”, USA patent No. 6,639,833, (October 28, 2003).Google Scholar
  14. M. Dallabora, et al., “A 20MB/s data rate 2.5V Flash memory with current controlled field erasing for 1M cycle endurance”, 1997 IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (California, U.S.A.), pp.396, (Feb. 1997).Google Scholar
  15. S. D’arrigo et al., “A 5V-Only 256K Bit CMOS Flash EEPROM”, ISSCC 89, pp. 132–133.Google Scholar
  16. S.H. Dhong et al., “High Speed Sensing Scheme for CMOS DRAM’s”, IEEE Journal of Solid-State Circuits, vol. 23, no. 1, pp. 34–40, (February 1988).Google Scholar
  17. C. Golla et al. “A 30M Samples/s Programmable Filter Processor”, ISSCC90, High-Speed Signal Processors.Google Scholar
  18. H. Hidaka et al., “Twisted Bit-Line Architectures for Multi-Megabit DRAM’s”, IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 21–27, (February 1989).CrossRefGoogle Scholar
  19. IEEE 1995 Nonvolatile Semiconductor Memory Workshop, “Flash Memory Tutorial”, Monterey, California, August 14, (1995).Google Scholar
  20. S. Kato et al., “Read Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash Memories”, IEEE/IEDM, (1994).Google Scholar
  21. A. Kramer et al., “Flash-Based Programmable Nonlinear Capacitor for Switched-Capacitor Implementations of Neural Networks”, IEEE/IEDM Technical Digest, (1994).Google Scholar
  22. Y. Konishi et al., “Analysis of Coupling Noise Between Adjacent Bit Lines in Megabit DRAM’s”, IEEE Journal of Solid-State Circuits, vol. 24, no. 1, (February 1989).Google Scholar
  23. H. Kume et al., “A Flash-Erase EEPROM Cell with An Asymmetric Source and Drain Structure”, IEEE IEDM, 25.8, (1987).Google Scholar
  24. M. Lenzilinger, E. H. Snow, “Fowler-Nordheim Tunneling into Thermally Grown SiO2”, Journal of Applied Physics, Vol. 40, No. 1, pp 278–283, (January 1969).Google Scholar
  25. R. Micheloni, et al., “The Flash memory read path building blocks and critical aspects”, IEEE Proceeding of the, Vol. 91, No. 4, pp. 537–553, (April 2003).Google Scholar
  26. A. Montalvo et al., “Flash EEPROM array with paged erase architecture”, USA Patent N 5,126,808, (June 30, 1992).Google Scholar
  27. D. Novosel, G. Campardo, “Sense circuit for the state of matrix cells in MOS EPROM memories”, EP Patent, No. 0270750, (June 15, 1988). IEDM NVRAM, technology and application Short Course, (1995).Google Scholar
  28. T.C. Ong et al., “ERRATIC ERASE IN ETOX™ FLAH MEMORY ARRAY”, VLSI Symposium on Technology, 7A-2, pp. 83–84, (1993).Google Scholar
  29. Cheng-Sheng Pan et al., “Physical Origin of Long-Term Charge Loss in Floating-Gate EPROM with an Interpoly Oxide-Nitride-Oxide Stacked Dielectric”, IEEE Electron Device Letters, Vol. 12, No. 2, (February 1991).Google Scholar
  30. A. Pierin, S. Gregori, O. Khouri, R. Micheloni, G. Torelli, “High-Speed Low-Power Sense Comparator for Multilevel Flash Memories” in Proc. 7th Int. Conf. Electronics, Circuits and Systems, vol. II, pp. 759–762, (Dec. 2000).Google Scholar
  31. Betty Prince, “Semiconductor Memories. A Handbook of Design Manufacture and Application”, Wiley & Sons, (1993).Google Scholar
  32. A. Silvagni et al., “Modular Architecture For a Family of Multilevel 256/192/128/64MBIT 2-Bit/Cell 3V Only NOR FLASH Memory Devices“, ICECS 2001 The 8th IEEE international Conference on Electronics, Circuits and System, September 2–6, Malta, (2001).Google Scholar
  33. G. Verma & N. Mielke, “Reliability Performance of ETOX Flash Memories”, IEEE IRPS, pp. 158–166, (1998).Google Scholar
  34. S. Yamada, “A Self-Convergence Erasing Scheme for a Simple Stacked Gate FLASH EEPROM”, IEEE IEDM, 11.4.1, (1991).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Personalised recommendations