Test generation for large-scale combinational circuits by using Prolog
This paper presents a method to improve the execution of Prolog programs which generate tests of very large combinational circuits. Essentially, we restrict the area where the 4-valued unification will be performed and exploit the knowledge of tests for component modules of large circuits. Examples are given to demonstrate the improvement achieved by this method.
Index TermsProlog Knowledge Test Module Acceleration
Unable to display preview. Download preview PDF.
- [FUJ82]M. Fujita, H. Tanaka, and T. Motooka: "Logic Design Verification by Using Temporal Logic and Prolog", Technical Report on Design Automation, IPS of Japan, 14-1, October 1982.Google Scholar
- [KAN84]Juro Kaneda: "Bilateral Simulation for Logic Circuits Using Design Knowledge", Proc. Logic Programming Conference, June 1984.Google Scholar
- [VAR87]P. Varma and Y. Tohma: "PROTEAN — A Knowledge-Based Test Generator", IEEE Custom Integrated Circuits Conference, May 1987.Google Scholar
- [EIC77]E. B. Eichelberger and T. W. Williams: "A Logic Design Structure for LSI Testability", Proc. 14th Design Automation Conference, pp. 462–468, 1977.Google Scholar
- [FUJ85]Hideo Fujiwara: "Logic Testing and Design for Testability", MIT Press, pp. 57–58, 1985.Google Scholar
- [GEN82]Michael R. Genesereth: "Diagnosis Using Hierarchical Design Method", AAI-82, 1982.Google Scholar
- [YOK86]H. Yokomizu and H. Mizoguchi: "Development of Diagnosing System for Logic Circuits Using Structural Information", Proc. Logic Programming Conference, 1986.Google Scholar