Major research activities in parallel processing in Japan

  • Yoichi Muraoka
  • Toshikazu Marushima
Session 9B: Algorithms, Architectures And Performance II
Part of the Lecture Notes in Computer Science book series (LNCS, volume 297)


In this paper we presented a short survey of the current status in Japan of research and development of parallel processors for scientific and engineering applications. We would like to add that although there are many other interesting machines we did not mention, we omitted them, not because they are less interesting but because we lack sufficient information about them. Finally we must say that although the quantity of research into AI in Japan and the world is enormous, we also did not report them here as they have been adequently reported elsewhere.


Memory Unit Parallel Processor Arithmetic Unit Instruction Level Parallelism Block Division 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Takahashi, Y.: "Currently developed parallel computers", Journal of Information Processing Society of Japan, Vol.28, No.1, pp.10–18 (Jan. 1987) (in Japanese).Google Scholar
  2. [2]
    Yuba, T. and Kashiwagi, H.: "The Japanese national project for new generation supercomputing systems", Parallel Computing, Vol.4, No.1, pp.1–16 (Feb. 1987).Google Scholar
  3. [3]
    Terada,H., et al.: "A data-driven processor Q-p", IECE Data flow workshop, pp.75–78 (May 1986) (in Japanese).Google Scholar
  4. [4]
    NEC Corp.: "FORTRAN77, 77/SX programing manual", (June 1985) (in Japanese).Google Scholar
  5. [5]
    Fujitsu Ltd.: "FACOM VP system programing manual", (Aug. 1984) (in Japanese).Google Scholar
  6. [6]
    Hitachi Ltd.: "Optimization FORTRAN77, HAP FORTRAN77 users manual", (Dec. 1984) (in Japanese).Google Scholar
  7. [7]
    Kasahara, H. and Narita, S.: "Practical multiprocessor scheduling algorithms for efficient parallel processing", IEEE Trans. on Computer, Vol.C-33, No.11, pp.1023–1029 (Nov. 1984).Google Scholar
  8. [8]
    Hoshino, T.: "An invitation to the world of PAX", COMPUTER, Vol.19, No.5, pp.68–79 (May 1986).Google Scholar
  9. [9]
    Amano,H., Boku,T., Kudoh,T. and Aiso,H.: "(SM)2-II: A new version of the Sparse Matrix Solving Machine", Proc. of the 12th Int. Symp. on Comp. Arch., pp. 100–107 (June 1985).Google Scholar
  10. [10]
    Takahashi, Y., et al.: "Efficiency of parallel computation on binary-tree machine Coral '83", Journal of Information Processing, Vol.8, No.4 (Mar. 1985).Google Scholar
  11. [11]
    Onaga,K. and Takechi,T.: "On design of rotary array communication and wavefront-driven algorithms for solving large-scale band-limited matrix equations", Proc. of the 13th Int. Symp. on Comp. Arch., pp.308–315 (June 1986).Google Scholar
  12. [12]
    Kaneda, Y., et al.: "BC processor array and highly parallel matrix computation", Trans. of Information Processing Society of Japan, Vol.24, No.2, pp.175–181 (Mar. 1983) (in Japanese).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1988

Authors and Affiliations

  • Yoichi Muraoka
    • 1
  • Toshikazu Marushima
    • 1
  1. 1.School of Science and EngineeringWaseda UniversityTokyoJapan

Personalised recommendations