Advertisement

Using memory in the Cedar system

  • Robert E. McGrath
  • Perry A. Emrath
Session 2: Parallel Architectures
Part of the Lecture Notes in Computer Science book series (LNCS, volume 297)

Abstract

The design of the virtual memory system for the Cedar multiprocessor under construction at the University of Illinois is discussed. The Cedar architecture features a hierarchy of memory, some shared by all processors, and some shared by subsets of processors. The Xylem operating system is based on Alliant Computer Systems CONCENTRIXTM operating system, which is based on 4.2BSD UNIXTM. Xylem supports multi-tasking and demand paging of parts of the memory hierarchy into a linear virtual address space. Memory may be private to a task or shared between all the tasks. The locality and attributes of a page may be modified during the execution of a program. Examples of how these mechanisms can be used are discussed.

Keywords

Global Memory Address Space User Program Memory Hierarchy Virtual Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Alliant Computer Systems Corporation, FX/Series Architecture Manual. Part Number 300-00001-B. 1985.Google Scholar
  2. Cray Research, Inc., CAL Assembler Version 2 Reference Manual. Doc. SR-2003. 1986.Google Scholar
  3. Center for Supercomputing Research and Development, Cedar Fortran Reference Manual. Cedar Document No. 601. University of Illinois, Urbana, IL. 1987.Google Scholar
  4. Digital Equipment Corporation, VAX/VMS Linker Reference Manual. Doc. AA-Z420A-TE. 1984.Google Scholar
  5. Emrath, P. A., Xylem: An Operating System for the Cedar Multiprocessor. IEEE Software, Volume 2 (4), pp. 30–37. 1985.Google Scholar
  6. Hockney, R. W. and Jesshope, C. R., Parallel Computers. Adam Hilger, Bristol. 1981.Google Scholar
  7. Hwang, K. and F. A. Briggs, Computer Architecture and Parallel Processing. McGraw-Hill, New York. 1984.Google Scholar
  8. Gajski, D., D. J. Kuck, D. H. Lawrie, and A. S. Sameh, CEDAR — A Large Scale Multiprocessor. Proceedings of the 1983 International Conference on Parallel Processing. Belaire, MI. 1983.Google Scholar
  9. Kuck, D. J., The Structure of Computers and Computations. Wiley, New York. 1978.Google Scholar
  10. Kuck, D. J., E. S. Davidson, D. H. Lawrie, and A. S. Sameh., Supercomputing Today and the Cedar Approach. Science, Volume 231, pp. 967–974. 1986.Google Scholar
  11. Lawrie, D. H., Access and Alignment of Data in an Array Processor. IEEE Transactions on Computers, Volume C-24, pp. 1145–1155. 1975.Google Scholar
  12. McDaniel, T., Xas Reference Manual. (Unpublished) Center for Supercomputing Research and Development, University of Illinois, Urbana, IL. 1986.Google Scholar
  13. Siegel, H. J., Interconnection Networks for Large Scale Parallel Processing. D. C. Heath, Lexington, MA. 1985.Google Scholar
  14. Yew, P. C., Architecture of the Cedar Parallel Supercomputer. CSRD Report 609. Center for Supercomputing Research and Development, University of Illinois, Urbana, Illinois. 1986.Google Scholar
  15. Zhu, C. Q. and P. C. Yew, A Scheme to Enforce Data Dependence on Large Multiprocessor Systems. IEEE Transactions on Software Engineering, Vol. SE-13, No. 6, pp. 726–739. 1987.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1988

Authors and Affiliations

  • Robert E. McGrath
    • 1
  • Perry A. Emrath
    • 1
  1. 1.Center for Supercomputing Research and DevelopmentUniversity of Illinois at Urbana-ChampaignUrbanaUSA

Personalised recommendations