Design and scheduling of mesh array of hardware unifiers for large-scale unification

  • Yifong Shih
  • Keki B. Irani
Session 8: Vlsi, Dataflow And Array Processors
Part of the Lecture Notes in Computer Science book series (LNCS, volume 297)


We propose a hardware unification array consisting of k × n fourconnected unification units to be used to speed up the process of finding suitable bindings for common variables among the predicates in a logic program. Four different algorithms (SIMPLEX, PCC, PwFLP and CP) to perform unification in the array are presented and their performances compared. The final level of unification in scheduling multiple arrays is found to be the most expensive, deserving the highest degree of hardware support.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    T. Moto-oka and H. Stone, "Fifth-Generation Computer Systems: a Japanese Project", IEEE Computer, (March 1984), pp. 6–13.Google Scholar
  2. 2.
    W.F. Clocksin and C.S. Mellish, Programming in Prolog, (1981), Springer-Verlag.Google Scholar
  3. 3.
    J.S. Conery and D.F. Kibler, "Parallel Interpretation of Logic Programs", Proceedings of 1981 Conference on Functional Programming Languages and Computer Architectures, (1981), pp. 163–170.Google Scholar
  4. 4.
    J.A. Robinson, "A Machine-Oriented Logic Based on the Resolution Principle, JACM, 12(1), pp. 23–41.Google Scholar
  5. 5.
    Y. Shobatake and H. Aiso, "A Unification Processor Based on Uniformly Structured Cellular Hardware", 13th Annual International Symposium on Computer Architecture, pp. 140–148.Google Scholar
  6. 6.
    T.P. Dobry, et. al., "Performance Studies of Prolog Machine Architectures", 12th International Symposium on Computer Architecture, pp. 180–190.Google Scholar
  7. 7.
    R. Nakazaki, et. al., "Design of a High Speed Prolog Machine (HPM)", 12th International Symposium on Computer Architecture, pp. 191–197.Google Scholar
  8. 8.
    P. Robinson, "The SUM: an AI Coprocessor", BYTE, (June, 1985), pp. 169–180.Google Scholar
  9. 9.
    H. Nakagawa, "AND Parallel Prolog with Divided Assertion Set", 1984 Symposium on Logic Programming, pp. 22–28.Google Scholar
  10. 10.
    Y.F. Shin, Parallel Processing of Production Systems: An Integrated Software and Hardware Approach, Ph.D. Dissertation, The University of Michigan, 1987.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1988

Authors and Affiliations

  • Yifong Shih
    • 1
  • Keki B. Irani
    • 1
  1. 1.Computing Research Laboratory Department of Electrical Engineering and Computer ScienceThe University of MichiganAnn Arbor

Personalised recommendations