Relating two models of hardware

  • Glynn Winskel
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 283)


Proof System Abstract Interpretation Static Configuration Modal Formula Structural Induction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [B]
    Bryant, R.E., A switch-level model and simulator for MOS digital systems. IEEE Transactions on Computers C-33 (2) pp. 160–177, February 1984.Google Scholar
  2. [BC]
    Berry, G., and Cosserat, L., The Esterel synchronous programming language and its mathematical semantics. In the proceedings of the joint US-UK seminar on the semantics of concurrency, July 1984, Carnegie-Mellon University, Springer-Verlag Lecture Notes in Comp. Sc. 197, 1984.Google Scholar
  3. [C]
    Cardelli, L., An algebraic approach to hardware description and verification. Ph.D. thesis, Comp.Sc.Dept., University of Edinburgh, 1982.Google Scholar
  4. [CC]
    Cousot, P., and Cousot, R., Abstract interpretation: a unified lattice model for static analysis of programs by constructions or approximations of fixpoints. POPL 1977.Google Scholar
  5. [F]
    Fourman, M.P., Verification using higher-order specifications and transformations. Department of Electrical Engineering, Brunel University, 1986.Google Scholar
  6. [F1]
    Fourman, M.P., Verbal communication, Leeds Workshop 1986.Google Scholar
  7. [G]
    Gordon, M.J.C., Why higher order logic is a good formalism for specifying and verifying hardware. Report no.77 of the Computer Laboratory, Cambridge University 1985.Google Scholar
  8. [G1]
    Camilleri, A.J., Gordon, M.J.C., and Melham, T.F., Hardware verification using higher-order logic. Proceedings of IFIP International Working Conference “From H.D.L. Descriptions to Guaranteed Correct Circuit Designs”, Grenoble, 1986.Google Scholar
  9. [G2]
    Gordon, M.J.C., Switch models of CMOS. In preparation 1987.Google Scholar
  10. [M]
    Melham, T.F., Abstraction mechanisms for hardware verification. In “VLSI Specification, Verification and Synthesis”, G.M. Birtwistle and P.A. Subrahmanyam, eds, Kluwer Press 1987.Google Scholar
  11. [R]
    Robinson, E., Powerdomains, modalities and the Vietoris monad. Report no.98 of the Computer Laboratory, University of Cambridge, 1986.Google Scholar
  12. [W]
    Winskel, G., Lectures on models and logic of MOS circuits. Proceedings for the Marktoberdorf Summer School, July 1986, published by Springer, 1987.Google Scholar
  13. [W1]
    Winskel, G., A compositional model of MOS circuits. To appear in the book: VLSI Specification, Verification and Synthesis, G.M. Birtwistle and P.A. Subrahmanyam (eds) Kluwer Press 1987.Google Scholar
  14. [W2]
    Winskel, G., A note on powerdomains and modality. In the May issue of Theoretical Computer Science, 1985.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1987

Authors and Affiliations

  • Glynn Winskel
    • 1
  1. 1.Computer LaboratoryUniversity of CambridgeCambridge

Personalised recommendations