An introduction to systolic architectures

  • Patrice Quinton
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 272)


Matrix Multiplication Systolic Array Allocation Function VLSI Technology Systolic Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    M.C. Chen, “Synthesizing Systolic Designs,” in Proc. 1985 International Symposium on VLSI Technology, Systems and Applications, Taipei, Taiwan, R.O.C., 8–10 May 1985.Google Scholar
  2. [2]
    R. Christie, “Working Demonstration of the MA7170 Systolic Correlator,” in Proc. International Conference on Systolic Arrays, C1, Oxford, UK, July 2–4 1986.Google Scholar
  3. [3]
    J.M. Delosme, I.C.F. Ipsen, “An Illustration of a Methodology for the Construction of Efficient Systolic Architectures in VLSI,” in Proc. International Symposium on VLSI Technology, Systems and Applications, Taipei, Taiwan, R.O.C., pp. 268–273, May 1985.Google Scholar
  4. [4]
    M.J. Foster, H.T. Kung, “Design of Special-Purpose VLSI Chips: Example and Opinions,” in Proc. 7th International Symposium on Computer Architecture, May 1980.Google Scholar
  5. [5]
    P. Gachet, P. Quinton, P. Frison, “DIASTOL: A Systolic Design Tool with Multiple Hardware Design Style Capabilities,” in Proc. I.F.I.P. Workshop on Wafer Scale Integration, Grenoble, France, March 1986.Google Scholar
  6. [6]
    P. Gachet, B. Joinnault, P. Quinton, “Synthesizing Systolic Arrays Using DIASTOL,” in Proc. International Workshop on Systolic Arrays, F4, Oxford, UK, July 2–4 1986.Google Scholar
  7. [7]
    L.J. Guibas, H.T. Kung, C.D. Thompson, “Direct VLSI Implementation of Combinatorial Algorithms,” in Proc. Caltech Conference on VLSI, pp. 509–525, January 1979.Google Scholar
  8. [8]
    R.M. Karp, R.E. Miller, S. Winograd, “The Organization of Computations for Uniform Recurrence Equations,” Journal of the Association for Computing Machinery, Vol. 14, No. 3, pp. 563–590, July 1967.Google Scholar
  9. [9]
    D.E. Knuth, The Art of Computer Programming, Vol. 3, Sorting and Searching, Addison-Wesley, 1973.Google Scholar
  10. [10]
    H.T. Kung, C.E. Leiserson, “Systolic Arrays (for VLSI),” in Proc. Sparse Matrix Proc. 1978, pp. 256–282, Society for Industrial and Applied Mathematics, 1978.Google Scholar
  11. [11]
    H.T. Kung, “Why Systolic Architectures?”, Computer, Vol. 15, No. 1, pp. 37–46, January 1982.Google Scholar
  12. [12]
    S.Y. Kung, “VLSI Array Processors,” IEEE ASSP Magazine, Vol. 2, No. 3, pp. 4–22, July 1985.Google Scholar
  13. [13]
    C.E. Leiserson, J.B. Saxe, “Optimizing Synchronous Systems,” in Proc. 22th Annual Symp. on Foundations of Computer Science, pp. 23–36, IEEE Press, Oct 1981.Google Scholar
  14. [14]
    S. Manohar, Systolic Architectures: A Critical Survey, Research Report, No CS-86-05, Brown University, March, 1986.Google Scholar
  15. [15]
    C. Mead, L. Conway, Introduction to VLSI Systems), Addison-Westey Series in Computer Science, 1980, pp. 263–332, Chap. 8, Highly Concurrent Systems.Google Scholar
  16. [16]
    W.L. Miranker, A. Winkler, “Space-time Representations of Systolic Computational Structures,” Computing, Vol. 32, pp. 93–114, 1984.Google Scholar
  17. [17]
    D.I. Moldovan, “On the Design of Algorithms for VLSI Systolic Arrays,” IEEE Proceedings, Vol. 71, No. 1, January 1983.Google Scholar
  18. [18]
    D.I. Moldovan, J.A.B. Fortes, “Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays,” IEEE Transaction on Computers, Vol. C-35, No. 1, pp. 1–12, January 1986.Google Scholar
  19. [19]
    P. Quinton, P. Gachet, DIASTOL User's Manual — Preliminary Version, Research Report, No 233, Publication interne IRISA, Rennes, France, Aout, 1984.Google Scholar
  20. [20]
    P. Quinton, “Automatic Synthesis of Systolic Arrays from Recurrent Uniform Equations,” in Proc. 11th Annual Int. Symp. Computer Arch., Ann Arbor, pp. 208–214, June 1984.Google Scholar
  21. [21]
    P. Quinton, B. Joinnault, P. Gachet, “A New Matrix Multiplication Systolic Array,” in Proc. Int. Workshop on Parallel Algorithms and Architectures, Luminy, France, April 1986.Google Scholar
  22. [22]
    S.K. Rao, Regular Iterative Algorithms and their Implementations on Processor Arrays, institution = Ph. D. thesis, Standford University, U.S.A.,,, October 1985.Google Scholar
  23. [23]
    U. Weiser, A.L. Davis, Mathematical Representation for VLSI Arrays, Research Report, No UUCS-80-111, Technical Report, University of Utah, U.S.A., September, 1980.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1987

Authors and Affiliations

  • Patrice Quinton
    • 1
  1. 1.IRISA, Campus de BeaulieuRennes — CedexFrance

Personalised recommendations