Technological developments for three-dimensional circuitry

  • I. Eisele
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 253)


For architectures which allow parallel processing it is necessary to increase the dimensionality of the device arrangement as well as the complexity of the connecting network. For this purpose the classical two-dimensional arrangement of active elements and connections which is predetermined by planar semiconductor technology must be extended in the third dimension. Presently the research activities are concentrated in three different areas: (a) more efficient connection networks between chips, (b) extension of planar technology by one or two additional single crystalline layers for active elements on top of the amorphous insulator (SOI), and (c) growth of multilevel systems by epitaxial techniques. All of these methods have to overcome considerable problems before they are applicable for mass production. The highest degree of complexity can be expected from epitaxial methods if masking procedures can be developed which allow in-situ doping in the growth chamber.


Active Element Very Large Scale Integrate Planar Technology Solid Phase Epitaxy Amorphous Insulator 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    A. Wilnai, EDN (1973) 53Google Scholar
  2. [2]
    T. Sakurai, IEEE Solid State Circuits, SC-18 (1983) 418Google Scholar
  3. [3]
    R.D. Etchells, J. Grinberg, G.R. Nudd, Development of a Three-Dimensional Circuit Integration Technology and Computer Architecture, Soc. of Photographic and Instrumentation Engineers 282, 64, Washington, April (1981)Google Scholar
  4. [4]
    D.J. Ehrlich, R.M. Osgood, T.F. Deutsch, Appl. Phys. Lett. 38 (1981) 1018Google Scholar
  5. [5]
    S. Kawamura, J. Sakurai, M. Nakano, and M. Takagi, Appl. Phys. Lett., 40 (1982) 394Google Scholar
  6. [6]
    S. Kawamura, Jap. Annual Rev. in Electronics, Vol. 13, North Holland (1984) 215Google Scholar
  7. [7]
    S. Kawamura, N. Sasaki, M. Nakano, and M. Takagi, J. Appl. Phys. 55, (1984) 1607Google Scholar
  8. [8]
    V. Fuenzalida and I. Eisele, J. of Crystal Growth 74 (1986) 597Google Scholar
  9. [9]
    H. Jorke, H.J. Herzog, and H. Kibbel, Appl. Phys. Lett. 44 (1984) 234Google Scholar
  10. [10]
    H.P. Zeindl, T. Wegehaupt, I. Eisele, H. Oppolzer, H. Reisinger, G. Tempel, and F. Koch, submitted for publicationGoogle Scholar
  11. [11]
    for a review see: Proc. IV Int. Conf. on MBE, York, 7–10 Sept. (1986)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1987

Authors and Affiliations

  • I. Eisele
    • 1
  1. 1.Fakultät für Elektrotechnik, Institut für PhysikUniversität der Bundeswehr MünchenNeubiberg

Personalised recommendations