Advertisement

Hierarchical array processor system (HAP)

  • Shigeharu Momoi
  • Shigeo Shimada
  • Masamitsu Kobayashi
  • Tsutomu Ishikawa
Hardware Aspects & Nonnumerical Algorithms (Session 4.2)
Part of the Lecture Notes in Computer Science book series (LNCS, volume 237)

Abstract

A MIMD type highly parallel processor comprising 4096 processing elements (PEs) with a nearest neighbor mesh connection is studied. The system realizes more than 100MB/S initial data transfer capability by multi-layering PE arrays, transmitting data from each upper layer PE to dependent lower layer PEs simultaneously. This configuration reduces the maximum internode distance and the inter-PE data transfer delay by relaying inter-PE data via upper layer PEs. High speed inter-PE synchronizations, for instance, synchronization of all PEs and local synchronization within any layer, have been realized (less than one microsecond for all PEs). A small scale system with 256 PEs is now under fabrication. Each PE consists of a 16-bit micro-processor, DRAMs and two newly developed types of LSIs. The size of a PE is 9cm × 6cm × 3cm.

Keywords

Data Transfer Memory Access Processing Element Parallel Processor Processing Element Array 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Charles L. Seitz "The Cosmic Cube" Commun. ACM 1 (January 1985), 22–33Google Scholar
  2. [2]
    H. F. Jordan "Performance Measurements on HEP — A Pipelined MIMD Computer" The 10th Annual Symp. on Computer Architecture, (1983), 207–212Google Scholar
  3. [3]
    S. J. Stolfo and D. P. Miranker "DADO" A Parallel Processor for Expert Systems" 1984 Int. Conf. Parallel Processing, (August 1984), 74–82Google Scholar
  4. [4]
    T. Hoshino, T. Kawai, T. Shirakawa, K. Higashino, A. Yamaoka, H. Ito, T. Sato and K. Sawada "PACS: A Parallel Microprocessor Array for Scientific Caluculations" ACM Trans. Computer System Vol. 1, No. 3, (August 1983), 195–221Google Scholar
  5. [5]
    D. Gajski, D. Kuck., D. Lawrie and A. Sameh "Cedar — A Large Scale Multiprocessor" 1983 Int. Conf. Parallel Processing, (August 1983), 524–529Google Scholar
  6. [6]
    L. Snyder "Introduction to the Configurable, Highly Parallel Computer" Computer, (January 1982), 47–56Google Scholar
  7. [7]
    L. D. Writtie, "Communication Structures for Large Networks of Microcomputers" IEEE Trans. Computer, vol. C-30, NO.4, (April 1981), 264–273Google Scholar
  8. [8]
    M. Vajteršie "Parallel Poisson and Biharmonic Solvers Implemented on the EGPA Multiprocessor" 1982 Int. Conf. Parallel Processing (August 1982), 72–81Google Scholar
  9. [9]
    T. Hoshino, T. Kamimura, T. Kageyama, K. Takenouchi and H. Abe "Highly Parallel Processor Array "PAX" for Wide Scientific Applications" 1983 Int. Conf. Parallel Processing, (August 1983), 95–105Google Scholar
  10. [10]
    H. T. Kung, "Why Systolic Architective ?" Computer, Vol 15, No.1, (January 1978), 47–64Google Scholar
  11. [11]
    C. A. R. Hoare "Communicating Sequential Processes" Commun. ACM 8 (August 1978), 666–677Google Scholar
  12. [12]
    P. B. Hansen "Distributed Processes: A Concurrent Programming Concept" Commun. ACM/1 (November 1978), 934–941Google Scholar
  13. [13]
    E. Shapiro "System Programming in Concurrent PROLOG" ACM Symp. on principles of Programming Languages, (January 1984), 93–105Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1986

Authors and Affiliations

  • Shigeharu Momoi
    • 1
  • Shigeo Shimada
    • 1
  • Masamitsu Kobayashi
    • 1
  • Tsutomu Ishikawa
    • 1
  1. 1.NIT Electrical Communications LaboratoriesTokyoJapan

Personalised recommendations