A multiprocessor architecture using a circulating memory

  • Marie-Paule Lecouffe
New Architectures
Part of the Lecture Notes in Computer Science book series (LNCS, volume 123)


This paper presents the architecture of a parallel processor based on a structuration of programs into modules called blocks. A data flow control is used at the block level. Utilization of special operation introduce a dynamic behaviour at the execution level.

An implementation of the system is proposed using conventional microprocessors and a ring of circulating memory as a memory shared by all the processors. The interface between the processors and the ring is then described.


Execution Time Shared Memory Local Memory Exchange Unit Empty Slot 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    J. DENNIS, "The varieties of data flow computers". 1st International conference on distributed computing systems. Oct. 79.Google Scholar
  2. [2]
    K.P. GOSTELOW, R.E. THOMAS, "Performance of a simulated data flow computer". IEEE Transaction on computers, Vol. 29, 10 oct. 80.Google Scholar
  3. [3]
    M.P. LECOUFFE, "Etude et définition d'un modèle de machine parallèle dynamique dirigée par les données". Thèse de 3ème cycle, Université de Lille I. Juil. 79.Google Scholar
  4. [4]
    M.P. LECOUFFE, "Traitement dynamique de programmes". AFCET Congress, Nancy. Nov. 80.Google Scholar
  5. [5]
    M.P. LECOUFFE, "Structuration des programmes en vue de leur exécution sur une machine parallèle". GROPLAN, Auron. Janv. 81.Google Scholar
  6. [6]
    B. PETITPREZ, "A flexible circulating memory for communication in a multiprocessor". Euromicro Congress, London. Sept. 80.Google Scholar
  7. [7]
    B. PETITPREZ, "Etude et réalisation d'un système multiprocesseur à pilotage par les données". Thèse de Docteur — Ingénieur, Université de Lille I. Janv. 81.Google Scholar
  8. [8]
    A. PLAS and al., "LAU system architecture: a parallel data driven processor based on single assignment". 1976 International Conference on parallel processing. Aug. 76.Google Scholar
  9. [9]
    L.G. TESLER and H.J. ENEA, "A language design for concurrent processes". Proceedings SJCC 1968.Google Scholar
  10. [10]
    P.C. TRELEAVEN and al., "A concurrent computer architecture and a ring-based implementation". 6th International Symposium on Computer Architecture. April 79.Google Scholar
  11. [11]
    I. WATSON and J. GURD, "A prototype data flow computer with token labelling". Proc. of the ACM National Computer Conference. June 79.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1981

Authors and Affiliations

  • Marie-Paule Lecouffe
    • 1
  1. 1.Université de Lille I U.E.R. d'IEEA - InformatiqueVilleneuve D'Ascq CedexFrance

Personalised recommendations