Advertisement

Simulated Fault Injection in Quantum Circuits with the Bubble Bit Technique

  • M. Udrescu
  • L. Prodan
  • M. VlĂaduţiu
Conference paper

Abstract

The simulation of quantum circuits is usually exponential. The Hardware Description Languages methodology is able to isolate the entanglement as source of simulation complexity. However, it was shown that this methodology is not efficient unless the bubble bit technique is employed [1]. In this paper, we present an extension of the HDL-bubble bit simulation methodology, which provides means for simulated fault injection — at the unitary level — in quantum circuits. The purpose is, just like in classical computer hardware design, to be able to verify the effectiveness of the considered quantum circuit fault tolerance methodologies.

Keywords

Quantum Circuit Full Adder Fault Injection Setup Phase Arithmetic Circuit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Udrescu, M., Prodan, L., VlĂaduţiu, M. (2004) Using HDLs for Describing Quantum Circuits: A Framework for Efficient Quantum Algorithm Simulation. In Proc. 1st ACM Conf. on Computing Frontiers, Ischia, Italy, pp.96–110.Google Scholar
  2. [2]
    Obenland, K.M., Despain, A. (1998) Simulating the Effect of Decoherence and Inaccuracies on a Quantum Computer. Proc. 1st NASA Conf. on Quantum Comp. and Comm.Google Scholar
  3. [3]
    Viamontes, G.F., Markov, I.L., Hayes, J.P. (2004) High-performance QuIDD-based Simulation of Quantum Circuits. Proc. Design Autom. and Test in Europe, Paris, pp. 1354–1359.Google Scholar
  4. [4]
    Nielsen, M.A, Chuang, I.L. (2000) Quantum Computation and Quantum Information. Cambridge University Press, UK.Google Scholar
  5. [5]
    Parker, S., Plenio, M. (2002) Entanglement Simulations of Shor’s Algorithm. J. Mod. Opt., Vol. 49, Nr. 8 pp. 1325–1353.MathSciNetCrossRefGoogle Scholar
  6. [6]
    Preskill, J. (1997) Fault-Tolerant Quantum Computation. Online preprint quant-ph/9712048.Google Scholar
  7. [7]
    Rimen, M., Ohlsson, J., Karlsson, J., Jenn, E., Arlat, J. (1993) Design guidelines of a VHDL-based simulation tool for the validation of fault tolerance. Rapport LAAS No93170.Google Scholar
  8. [8]
    Vedral, V., Barenco, A., Ekert, A. (1996) Quantum Networks for Elementary Arithmetic Operations, quant-ph/9511018, 1996.Google Scholar

Copyright information

© Springer-Verlag/Wien 2005

Authors and Affiliations

  • M. Udrescu
    • 1
  • L. Prodan
    • 1
  • M. VlĂaduţiu
    • 1
  1. 1.Advanced Computing Systems and Architectures LaboratoryUniversity Politehnica of TimişoaraRomania

Personalised recommendations