Enforcing Dimension-Order Routing in On-Chip Torus Networks Without Virtual Channels
In the case of simple tile-based architecture, such as small reconfigurable processor arrays, a virtual-channel mechanism, which requires additional logic and pipeline stages, will be one of the crucial factors for a low cost implementation of their on-chip routers. To guarantee deadlock-free packet transfer with no virtual channels on tori, we propose a non-minimal strategy consistent with the rule of dimension-order routing (DOR) algorithm. Since embedded streaming applications usually generate predictable data traffic, the path set can be customized to the traffic from alternative DOR paths. Although the proposed strategy does not use any virtual channels, it achieves almost the same performance as virtual-channel routers on tori in eleven of 18 application traces.
KeywordsDestination Node Intermediate Node Alternative Path Virtual Channel Application Trace
Unable to display preview. Download preview PDF.
- 1.Benini, L., Micheli, G.D.: Networks on Chips: A New SoC Paradigm. IEEE Computer 35(1), 70–78 (2002)Google Scholar
- 2.Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proceedings of the Design Automation Conference, pp. 684–689 (2001)Google Scholar
- 6.Matsutani, H., Koibuchi, M., Amano, H.: A Virtual-Channel Free Mapping for Application-Specific On-Chip Torus Networks. In: Proceedings of the International Conference on Parallel and Distributed Computing Systems, pp. 24–31 (2006)Google Scholar
- 8.Puente, V., Beivide, R., Gregorio, J.A., Prellezo, J.M., Duato, J., Izu, C.: Adaptive Bubble Router: A Design to Improve Performance in Torus Networks. In: Proceedings of the International Conference on Parallel Processing, pp. 58–67 (1999)Google Scholar
- 9.Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)Google Scholar