A Hardware NIC Scheduler to Guarantee QoS on High Performance Servers

  • J. M. Claver
  • M. Canseco
  • P. Agustí
  • G. León
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4330)


In this paper we present the architecture and implementation of a hardware NIC scheduler to guarantee QoS on servers for high speed LAN/SAN. Our proposal employs a programmable logic device based on an FPGA in order to store and update connection states, and to decide what data stream is to be sent next. The network architecture is connection-oriented and reliable, based on credit flow control. The architecture scales from 4 to 32 streams using a Xilinx Virtex 2000E. It supports links with speeds in the order of Gbps while, maintaining the delay and jitter constrains for the QoS streams.


Virtual Channel Good Effort Priority Vector Host Processor Network Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Caminero, M.B.: Diseño de un Encaminador Orientado a Tráfico Multimedia en Entornos LAN. Phd. Thesis, Albacete (June 2002) (in Spanish)Google Scholar
  2. 2.
    Caminero, M.B., Carrión, C., Quiles, F.J., Duato, J., Yalamanchili, S.: A Cost-Effective Hardware Link Scheduling Algorithm for the Multimedia Router (MMR). In: Lorenz, P. (ed.) ICN 2001. LNCS, vol. 2094, p. 358. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  3. 3.
    Caminero, M.B., Carrión, C., Quiles, F.J., Duato, J., Yalamanchili, S.: Investigating switch scheduling algorithms to support QoS in the Multimedia Router (MMR). In: Proceedings, Workshop on Communication Architecture for Clusters (CAC 2002). IEEE Computer Society, Los Alamitos (2002)Google Scholar
  4. 4.
    Canseco, M., Claver, J.M., León, G., Vilata, I.: Primeras Experiencias en la implementación de un encaminador QoS sobre una FPGA. IV Jornadas de Computación Reconfigurable y Aplicaciones, Bellaterra (Spain) (September 2004) (in Spanish)Google Scholar
  5. 5.
    Chapell, S., Sullivan, C.: Handel-C for co-processing an co-design of field programmable systems on chip. In: Proceeding of the JCRA 2002 (2002)Google Scholar
  6. 6.
    Claver, J.M., Carrión, M.C., Canseco, M., Caminero, M.B., Quiles, F.J.: A New Hardware Efficient Link Scheduling Algorithm to Guarantee QoS on Clusters. In: Cunha, J.C., Medeiros, P.D. (eds.) Euro-Par 2005. LNCS, vol. 3648, pp. 1046–1056. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  7. 7.
    Celoxica: RC1000 Software reference manual (2001)Google Scholar
  8. 8.
    Gaughan, P.T., Yalamanchili, S.: Adaptive routing protocols for direct multiprocessor networks. IEEE Computer (May 1993)Google Scholar
  9. 9.
    Krishnamurthy, R., Yalamanchili, S., Schwan, K., West, R.: Architecture and Hardware for Scheduling Gigabit Packet Streams. In: Proceedings of the 10th Symposium on High Performance Interconnects Hot Interconnects (HotI 2002) (2002)Google Scholar
  10. 10.
    Martínez, A., Alfaro, F.J., Sánchez, J.L., Duato, J.: Providing Full QoS Support in Clusters Using Only Two VCs at the Switches. In: XII IEEE International Conference on High Performance Computing (HiPC), Goa (India) (December 2005)Google Scholar
  11. 11.
    Rexford, J.L., Greenberg, A.G., Bonomi, F.G.: Hardware-efficient fair queuing architectures for High speed networks. In: Proceedings of the IEEE INFOCOM 1996, San Francisco (March 1996)Google Scholar
  12. 12.
    Shanley, T.: Infiniband Network Architecture. Addison-Wesley, Reading (2003)Google Scholar
  13. 13.
    Moon, S., Rexford, J., Shin, K.: Scalable hardware priority queue architectures for high speed packet switches. IEEE Trans. on Computers 49(11), 1215–1227 (2000)CrossRefGoogle Scholar
  14. 14.
    West, R., Poellabauer, C.: Analysis of a Window-Constrained Scheduler for Real-time and Best-Effort Packet Streams. In: Proceedings of the 21st Real Time Systems Symposium (November 2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • J. M. Claver
    • 1
  • M. Canseco
    • 1
  • P. Agustí
    • 1
  • G. León
    • 1
  1. 1.Department of Computer Science and EngineeringUniversity Jaume ICastellónSpain

Personalised recommendations