Skip to main content

The Smallest ARIA Module with 16-Bit Architecture

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNSC,volume 4296))

Abstract

This paper presented the smallest hardware architecture of the ARIA block cipher algorithm. A 128-bit data block was divided into eight 16-bit blocks to reduce the hardware size. The 16-bit architecture allowed two S-Boxes and 16-bit diffusion operation. We proposed a design for the substitution layer and the memory block. The proposed round key generator processed a 16-bit block of a 128-bit round key for three cycles. The proposed ARIA module with a 128-bit key comprised 6,076 equivalent gates using a 0.18-μm CMOS standard cell library. It took 88 clock cycles to generate four initial values for a round key and 400 clock cycles to en/decrypt 128-bit block data. The power consumption of 16-bit ARIA was only 5.02 μW at 100 kHz 1.8V.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. NSRI: ARIA Algorithm Specification (in Korean) (2004), http://www.nsri.re.kr/ARIA/doc/ARIA-specification.pdf

  2. Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239–254. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  3. Biryukov, A., Cannière, C.D., Lano, J., Ors, S.B., Preneel, B.: Security and performance analysis of ARIA (Janurary 2003), http://www.nsri.re.kr/ARIA/doc/ARIA-COSICreport.pdf

  4. Kwon, D., Kim, J., Park, S., Sung, S., Sohn, Y., Song, J., Yeom, Y., Yoon, E., Lee, S., Lee, J., Chee, S., Han, D., Hong, J.: New block cipher: ARIA. In: Lim, J.-I., Lee, D.-H. (eds.) ICISC 2003. LNCS, vol. 2971, pp. 432–445. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  5. Park, J., Yun, Y., Kim, Y.-D., Yang, S., Chang, T., You, Y.: Design and implementation of ARIA cryptic algorithm. Journal of IEEK 42-SD(4), 22–36 (2004) (in Korean)

    Google Scholar 

  6. Park, J., Yun, Y., Kim, S., Kim, Y.-D., You, Y.: A crypto-processor for security PDA systems. In: Proceeding ISOCC 2005, October 2005, pp. 11–14 (2005)

    Google Scholar 

  7. Park, J., Kim, Y.-D., Yang, S., You, Y.: Low power compact design of ARIA block cipher. In: Proceeding ISCAS 2006, May 2006, pp. 313–316 (2006)

    Google Scholar 

  8. Feldhofer, M., Dominikus, S., Wolkerstorfer, J.: Strong Authentication for RFID Systems Using the AES Algorithm. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 357–370. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  9. Satoh, A., Morioka, S.: Unified hardware architecture for 128-bit block ciphers AES and Camellia. In: D.Walter, C., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 304–318. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  10. Nebel, W., Mermet, J.: Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Dordrecht (1997)

    Google Scholar 

  11. Feldhofer, M., Wolkerstorfer, J., Rijmen, V.: AES implementation on a grain of sand. In: IEE Proceeding, Information Security, October 2005, vol. 152, pp. 13–20 (2005)

    Google Scholar 

  12. Morioka, S., Satoh, A.: An optimized S-Box circuit architecture for low power AES design. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172–186. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  13. Satoh, A., Morioka, S.: Hardware-focused performance comparison for the standard block ciphers AES, Camellia, and Triple-DES. In: Boyd, C., Mao, W. (eds.) ISC 2003. LNCS, vol. 2851, pp. 252–266. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yang, S., Park, J., You, Y. (2006). The Smallest ARIA Module with 16-Bit Architecture. In: Rhee, M.S., Lee, B. (eds) Information Security and Cryptology – ICISC 2006. ICISC 2006. Lecture Notes in Computer Science, vol 4296. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11927587_11

Download citation

  • DOI: https://doi.org/10.1007/11927587_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-49112-5

  • Online ISBN: 978-3-540-49114-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics