Advertisement

A New Encryption and Hashing Scheme for the Security Architecture for Microprocessors

  • Jörg Platte
  • Raúl Durán Díaz
  • Edwin Naroska
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4237)

Abstract

In this paper we revisit SAM, a security architecture for microprocessors that provides memory encryption and memory verification using hash values, including a summary of its main features and an overview of other related architectures. We analyze the security of SAM architecture as originally proposed, pointing out some weaknesses in security and performance. To overcome them, we supply another hashing and protection schemes which strengthen the security and improve the performance of the first proposal. Finally, we present some experimental results comparing the old and new schemes.

Keywords

Hash Function Encryption Scheme Clock Cycle Cache Line Security Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Suh, G.E.: AEGIS: A Single-Chip Secure Processor. PhD thesis, Massachusetts Institute of Technology (2005)Google Scholar
  2. 2.
    Platte, J., Naroska, E.: A combined hardware and software architecture for secure computing. In: CF 2005: Proceedings of the 2nd conference on Computing frontiers, pp. 280–288. ACM Press, New York (2005)Google Scholar
  3. 3.
    Platte, J., Naroska, E., Grundmann, K.: A cache design for a security architecture for microprocessors (SAM). In: Grass, W., Sick, B., Waldschmidt, K. (eds.) ARCS 2006. LNCS, vol. 3894, pp. 435–449. Springer, Heidelberg (2006)CrossRefGoogle Scholar
  4. 4.
    Sun Microsystems: Java card security white paper (2001), http://java.sun.com/products/javacard/JavaCardSecurityWhitePaper.pdf
  5. 5.
    Yee, B.: Using secure coprocessors. PhD thesis, Carnegie Mellon University (1994)Google Scholar
  6. 6.
    Arnold, T.W., Van Doorn, L.P.: The IBM PCIXCC: A new cryptographic coprocessor for the IBM eServer. IBM Journal of Research and Development 48, 475–487 (2004)CrossRefGoogle Scholar
  7. 7.
    Lie, D., Thekkath, C.A., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J.C., Horowitz, M.: Architectural support for copy and tamper resistant software (2000)Google Scholar
  8. 8.
    Menezes, A., van Oorschot, P., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Inc., Boca Raton, FL (1997)MATHGoogle Scholar
  9. 9.
  10. 10.
    Merkle, R.C.: Protocols for public key cryptosystems. In: IEEE Symposium on Security and Privacy, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, pp. 122–134. IEEE Computer Society Press, USA (1980)Google Scholar
  11. 11.
    Dworkin, M.: Recommendation for Block Cipher Modes of Operation. Methods and Techniques. NIST (2001)Google Scholar
  12. 12.
    Preneel, B.: Analysis and Design of Cryptographic Hash Functions. PhD thesis, Katholieke Universiteit Leuven (Belgium) (1993)Google Scholar
  13. 13.
    Bellard, F.: QEMU (2005), http://fabrice.bellard.free.fr/qemu

Copyright information

© IFIP International Federation for Information Processing 2006

Authors and Affiliations

  • Jörg Platte
    • 1
  • Raúl Durán Díaz
    • 1
  • Edwin Naroska
    • 1
  1. 1.Institut für Roboterforschung, Abteilung InformationstechnikUniversität DortmundGermany

Personalised recommendations