Abstract
One of the main difficuties to map an embedded application onto a multiprocessor architecture is that there are multiple ways of this mapping due to several constraints. In this paper, we present an Integer Linear Programming based framework that maps a given application (represented as a task graph) onto a Heterogeneous Chip Multiprocessor architecture. Our framework can be used with several objective functions such as energy, performance, and fallibility (opposite of reliability). We use Dynamic Voltage Scaling (DVS) for reducing energy consumption while we employ task duplication to minimize fallibility. Our experimental results show that over 50% improvements on energy consumption are possible by using DVS, and the fully task duplicated schedules can be achieved under tight performance and energy bounds.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Berkelaar, M., Eikland, K., Notebaert, P.: lp_solve: Open source (Mixed-Integer) Linear Programming system, Version 5.0.0.0 (May 1, 2004)
Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proceedings of the 1st Symposium on Operating Systems Design and Implementation (1994)
Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: Proc. of the 1998 International Symposium on Low Power Electronics and Design (1998)
Luo, J., Jha, N.K.: Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems. In: ICCAD (2000)
Tosun, S., Mansouri, N., Arvas, E., Kandemir, M., Xie, Y.: Reliability-Centric High-Level Synthesis. In: Proceedings of the Design, Automation and Test in Europe (DATE 2005) (2005)
Bolchini, C., Pomante, L., Salice, F., Sciuto, D.: A System Level Approach in Design Dual-Duplex Fault Tolerant Embedded Systems. In: Online Testing Workshop (2002)
Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Reliability-Aware Co-synthesis for Embedded Systems. In: Proceedings of IEEE 15th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2004), September 2004, pp. 41–50 (2004)
Tosun, S., Mansouri, N., Kandemir, M., Ozturk, O.: Constraint-Based Code Mapping for Heterogeneous Chip Multiprocessors. In: IEEE International SOC Conference (SOCC 2005), September 2005, Washington, DC (2005)
Prakash, S., Parker, A.C.: SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems. Journal of Parallel and Distributed Computing 16, 338–351 (1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tosun, S., Mansouri, N., Kandemir, M., Ozturk, O. (2006). An ILP Formulation for Task Scheduling on Heterogeneous Chip Multiprocessors. In: Levi, A., Savaş, E., Yenigün, H., Balcısoy, S., Saygın, Y. (eds) Computer and Information Sciences – ISCIS 2006. ISCIS 2006. Lecture Notes in Computer Science, vol 4263. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11902140_30
Download citation
DOI: https://doi.org/10.1007/11902140_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-47242-1
Online ISBN: 978-3-540-47243-8
eBook Packages: Computer ScienceComputer Science (R0)