Abstract
This paper presents a Path Swapping (PS) method which enables to enhance the security of Quasi Delay Insensitive Asynchronous Circuits against Power Analysis (PA) attack. This approach exploits the logical symmetries of the QDI asynchronous blocks, particularly its data-path redundancies, to make all electrical curves used when implementing a PA attacks useless. Indeed, the idea is to average the electrical signatures of a block by randomly exchanging its data-paths during processing. To be able to implement this approach, we adopted a formal model of QDI circuits. Firstly, this formal model enables the designer to formally verify the symmetry of all paths in order to apply a path swapping method. Secondly, it offers the possibility to model the electrical signature of QDI asynchronous circuits. Finally, applying DPA on this formal model allows us to evaluate, in an early phase of the design, the circuit’s sensitivity to the relevancy of the approach. Electrical simulations performed on a DES crypto-processor confirm the efficiency of the technique.
Keywords
- QDI Asynchronous circuits
- Power analysis
- Path Swapping (PS)
Chapter PDF
References
Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, p. 388. Springer, Heidelberg (1999)
Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card Security using Self-timed Circuits. In:Eighth International Symposium on Asynchronous Circuits and systems (ASYNC 2002), Manchester, U.K, April 8-11 (2002)
Plana, L.A., Riocreux, P.A., Bainbridge, W.J., Bardsley, A., Garside, J.D., Temple, S.: SPA - A Synthesisable Amulet Core for Smartcard Applications. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC 2002), Manchester, April 8-11, 2002, pp. 201–210. IEEE Computer Society, Los Alamitos (2002)
Joshua, J., Kocher, P., Benjamin, J.: Balanced Cryptographic computational method and apparatus for leak minimization in smartcards and others Cryptosystems, EP1088295/WO9967766
Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Improving the Security of Dual-Rail Circuits. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 282–297. Springer, Heidelberg (2004)
Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security Evaluation of Asynchronous Circuits. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 137–151. Springer, Heidelberg (2003)
Bouesse, F., Renaudin, M., Robisson, B., Beigne, E., Liardet, P.Y., Prevosto, S., Sonzogni, J.: DPA on Quasi Delay Insensitive Asynchronous circuits: Concrete Results. In: DCIS 2004, Bordeaux, France, November 24-26 (2004)
Bouesse, G.F., Renaudin, M., Dumont, S., Germain, F.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: DATE 2005, Munich, p. 424 (2005)
Renaudin, M.: Asynchronous circuits and systems: a promising design alternative. In: Microelectronic for Telecommunications: managing high complexity and mobility (MIGAS 2000), special issue of the Microelectronics-Engineering Journal, December 1-2, 2000, vol. 54, pp. 133–149. Elsevier Science, Amsterdam (2000)
Bouesse, F., Renaudin, M., Germain, F.: Asynchronous AES Crypto-processor Including Secured and Optimized Blocks. The Journal of Integrated Circuits and Systems (JICS) 1 (March 2004) ISSN 1807-1953
Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Investigations of Power Analysis Attacks on Smartcards. In: USENIX Workshop on Smartcard Technology, Chicago, Illinois, USA, May 10-11 (1999)
Maurine, P., Rigaud, J.B., Bouesse, F., Sicard, G., Renaudin, M.: Static Implementation of QDI Asynchronous Primitives. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 181–191. Springer, Heidelberg (2003)
NIST, Data Encryption Standard (DES), FIPS PUB 46-2
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bouesse, F., Sicard, G., Renaudin, M. (2006). Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits. In: Goubin, L., Matsui, M. (eds) Cryptographic Hardware and Embedded Systems - CHES 2006. CHES 2006. Lecture Notes in Computer Science, vol 4249. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11894063_30
Download citation
DOI: https://doi.org/10.1007/11894063_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-46559-1
Online ISBN: 978-3-540-46561-4
eBook Packages: Computer ScienceComputer Science (R0)